From: Li Yang <leoyang.li@nxp.com>
To: Shawn Guo <shawnguo@kernel.org>, Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Cc: Li Yang <leoyang.li@nxp.com>
Subject: [PATCH v3 06/17] ARM: dts: ls1021a: update pcie nodes for dt-schema check
Date: Tue, 12 Oct 2021 18:58:12 -0500 [thread overview]
Message-ID: <20211012235824.31096-7-leoyang.li@nxp.com> (raw)
In-Reply-To: <20211012235824.31096-1-leoyang.li@nxp.com>
Break up long values to pass dt-schema checks.
Signed-off-by: Li Yang <leoyang.li@nxp.com>
---
arch/arm/boot/dts/ls1021a.dtsi | 16 ++++++++--------
1 file changed, 8 insertions(+), 8 deletions(-)
diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index 2f9ea0beac7a..fa4adfdf4abd 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -839,8 +839,8 @@ usb3: usb@3100000 {
pcie@3400000 {
compatible = "fsl,ls1021a-pcie";
- reg = <0x00 0x03400000 0x0 0x00010000 /* controller registers */
- 0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg = <0x00 0x03400000 0x0 0x00010000>, /* controller registers */
+ <0x40 0x00000000 0x0 0x00002000>; /* configuration space */
reg-names = "regs", "config";
interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>; /* controller interrupt */
fsl,pcie-scfg = <&scfg 0>;
@@ -849,8 +849,8 @@ pcie@3400000 {
device_type = "pci";
num-viewport = <6>;
bus-range = <0x0 0xff>;
- ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
- 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000>, /* downstream I/O */
+ <0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
msi-parent = <&msi1>, <&msi2>;
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 7>;
@@ -863,8 +863,8 @@ pcie@3400000 {
pcie@3500000 {
compatible = "fsl,ls1021a-pcie";
- reg = <0x00 0x03500000 0x0 0x00010000 /* controller registers */
- 0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg = <0x00 0x03500000 0x0 0x00010000>, /* controller registers */
+ <0x48 0x00000000 0x0 0x00002000>; /* configuration space */
reg-names = "regs", "config";
interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
fsl,pcie-scfg = <&scfg 1>;
@@ -873,8 +873,8 @@ pcie@3500000 {
device_type = "pci";
num-viewport = <6>;
bus-range = <0x0 0xff>;
- ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
- 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000>, /* downstream I/O */
+ <0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
msi-parent = <&msi1>, <&msi2>;
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 7>;
--
2.25.1
next prev parent reply other threads:[~2021-10-13 0:06 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-12 23:58 [PATCH v3 00/17] Cleanup of LS1021a device trees Li Yang
2021-10-12 23:58 ` [PATCH v3 01/17] dt-bindings: arm: fsl: add ls1021a-tsn board Li Yang
2021-10-12 23:58 ` [PATCH v3 02/17] ARM: dts: ls1021a: remove clock-names property for i2c nodes Li Yang
2021-10-12 23:58 ` [PATCH v3 03/17] ARM: dts: ls1021a: change dma channels order to match schema Li Yang
2021-10-12 23:58 ` [PATCH v3 04/17] ARM: dts: ls1021a: change to use SPDX identifiers Li Yang
2021-10-12 23:58 ` [PATCH v3 05/17] ARM: dts: ls1021a-qds: Add node for QSPI flash Li Yang
2021-10-12 23:58 ` Li Yang [this message]
2021-10-12 23:58 ` [PATCH v3 07/17] ARM: dts: ls1021a: fix board compatible to follow binding schema Li Yang
2021-10-12 23:58 ` [PATCH v3 08/17] ARM: dts: ls1021a: breakup long values in thermal node Li Yang
2021-10-12 23:58 ` [PATCH v3 09/17] ARM: dts: ls1021a: disable ifc node by default Li Yang
2021-10-12 23:58 ` [PATCH v3 10/17] ARM: dts: ls1021a: remove regulators simple-bus Li Yang
2021-10-12 23:58 ` [PATCH v3 11/17] ARM: dts: ls1021a: fix memory node for schema check Li Yang
2021-10-12 23:58 ` [PATCH v3 12/17] ARM: dts: ls1021a: add #dma-cells to qdma node Li Yang
2021-10-12 23:58 ` [PATCH v3 13/17] ARM: dts: ls1021a: add #power-domain-cells for power-controller node Li Yang
2021-10-12 23:58 ` [PATCH v3 14/17] ARM: dts: ls1021a-qds: change fpga to simple-mfd device Li Yang
2021-10-12 23:58 ` [PATCH v3 15/17] ARM: dts: ls1021a-tsn: remove undocumented property "position" from mma8452 node Li Yang
2021-10-12 23:58 ` [PATCH v3 16/17] ARM: dts: ls1021a: move thermal-zones node out of soc/ Li Yang
2021-10-12 23:58 ` [PATCH v3 17/17] ARM: dts: ls1021a-tsn: use generic "jedec,spi-nor" compatible for flash Li Yang
2021-10-15 3:17 ` [PATCH v3 00/17] Cleanup of LS1021a device trees Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211012235824.31096-7-leoyang.li@nxp.com \
--to=leoyang.li@nxp.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).