From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 98797C433F5 for ; Mon, 18 Oct 2021 11:47:23 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 7E85960EE5 for ; Mon, 18 Oct 2021 11:47:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231521AbhJRLtc (ORCPT ); Mon, 18 Oct 2021 07:49:32 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:50336 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S231364AbhJRLtb (ORCPT ); Mon, 18 Oct 2021 07:49:31 -0400 X-UUID: 0172d2064dc440339f9ef37e75c540be-20211018 X-UUID: 0172d2064dc440339f9ef37e75c540be-20211018 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1008275473; Mon, 18 Oct 2021 19:47:17 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 18 Oct 2021 19:47:16 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 18 Oct 2021 19:47:16 +0800 From: Sam Shih To: Rob Herring , Matthias Brugger , Michael Turquette , Stephen Boyd , Fabien Parent , Weiyi Lu , Chun-Jie Chen , Ikjoon Jang , Miles Chen , Enric Balletbo i Serra , , , , , CC: John Crispin , Ryder Lee , Sam Shih Subject: [PATCH v5 0/5] Mediatek MT7986 basic clock support Date: Mon, 18 Oct 2021 19:46:56 +0800 Message-ID: <20211018114701.13984-1-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series add basic clock support for mediatek mt7986 SoC. It is based on patch series "Add basic SoC support for mediatek mt7986" https://lore.kernel.org/all/20211018114009.13350-1-sam.shih@mediatek.com/ and "clk: mediatek: Add API for clock resource recycle" https://lore.kernel.org/linux-arm-kernel/20210914021633.26377-5-chun-jie.chen@mediatek.com/ --- v5: used builtin_platform_driver instead of CLK_OF_DECLARE follow recent clk-mt8195 clock patch series: https://lore.kernel.org/linux-arm-kernel/20210914021633.26377-1-chun-jie.chen@mediatek.com/ v4: According to the maintainer’s suggestion, this patch splits the previous thread into independent patch series. This patch include clock driver and device tree update Original thread: https://lore.kernel.org/all/20210914085137.31761-1-sam.shih@mediatek.com/ https://lore.kernel.org/linux-arm-kernel/20210914085137.31761-2-sam.shih@mediatek.com/ --- Sam Shih (5): dt-bindings: clock: mediatek: document clk bindings for mediatek mt7986 SoC clk: mediatek: add mt7986 clock IDs clk: mediatek: add mt7986 clock support arm64: dts: mediatek: add clock support for mt7986a arm64: dts: mediatek: add clock support for mt7986b .../arm/mediatek/mediatek,apmixedsys.txt | 1 + .../bindings/arm/mediatek/mediatek,ethsys.txt | 1 + .../arm/mediatek/mediatek,infracfg.txt | 1 + .../arm/mediatek/mediatek,sgmiisys.txt | 2 + .../arm/mediatek/mediatek,topckgen.txt | 1 + arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 68 +++- arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 68 +++- drivers/clk/mediatek/Kconfig | 17 + drivers/clk/mediatek/Makefile | 4 + drivers/clk/mediatek/clk-mt7986-apmixed.c | 100 +++++ drivers/clk/mediatek/clk-mt7986-eth.c | 132 +++++++ drivers/clk/mediatek/clk-mt7986-infracfg.c | 224 ++++++++++++ drivers/clk/mediatek/clk-mt7986-topckgen.c | 342 ++++++++++++++++++ include/dt-bindings/clock/mt7986-clk.h | 169 +++++++++ 14 files changed, 1120 insertions(+), 10 deletions(-) create mode 100644 drivers/clk/mediatek/clk-mt7986-apmixed.c create mode 100644 drivers/clk/mediatek/clk-mt7986-eth.c create mode 100644 drivers/clk/mediatek/clk-mt7986-infracfg.c create mode 100644 drivers/clk/mediatek/clk-mt7986-topckgen.c create mode 100644 include/dt-bindings/clock/mt7986-clk.h -- 2.29.2