From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E2E80C43219 for ; Sat, 27 Nov 2021 14:30:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229673AbhK0Od7 (ORCPT ); Sat, 27 Nov 2021 09:33:59 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36920 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1355176AbhK0Obv (ORCPT ); Sat, 27 Nov 2021 09:31:51 -0500 Received: from mail-lj1-x229.google.com (mail-lj1-x229.google.com [IPv6:2a00:1450:4864:20::229]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7F8C3C06175F; Sat, 27 Nov 2021 06:26:47 -0800 (PST) Received: by mail-lj1-x229.google.com with SMTP id 207so24517752ljf.10; Sat, 27 Nov 2021 06:26:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=z+2i2S1W26dZ7VgKg6S5rlGKr4ZHMsx/PFUfrnnRofM=; b=NmMJqWJl9bwY5Uyyfgo+ejh2/NlusYLl9+b2fUhl4NHG2+cXlb8Rm/mo1TYwTDCRC2 W7lreQJMlM8f3IeUCld2yG7r6kubzcMoktJQWst0zn8GoOUypM6fR1ymzhe7n1dENuEs Hsic0eju4TjrI/63wdz/TwgRm5oThbV8R1LAsNBm2/rlPP4K6mhJ1dI7drCgLvELXsBt JpIZmdYS4584gAR/heCq4zdzKnPLxmx/8hK9jq4FF/soRTueyJon3Vlo7R/wKAWlQxAA HdVhHLqcN0HshQLfpoYp1kuApwfDf/Yem7J3q+wwSWdbLaZeTIORbOjekMoVCs4mbgcB HcSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=z+2i2S1W26dZ7VgKg6S5rlGKr4ZHMsx/PFUfrnnRofM=; b=0t0lDDoGzNlQ3jbk7WN5sArrzQKVftGCS9ozTZCmVmcy0XZ0bVrRZTI98o6pgbo1RS QAlWMhYxra+pYYU03lPufIddLYpiGBjUQHhGpRTmbiWrS8+G6gMTgPN2k+EHdtxg7J6O IFjQK/JCofkrKDXqvOfgXr1iOnYXVicXYv5r1QtMf80x8JMenod72pb11nirZj2/IRoZ G4EcNFHwgJ278YTibjM7sXbcVvuru97SpJRjwhDSD602raSYCGS+XU2Nmm9mia7W6Cw2 58KuKCpb78JoB+Vu95gBqZ2pLDC/TQ9dtzXcX0UG/87kZDAybU6fx1y2+I1hR3P/NvGw FKhA== X-Gm-Message-State: AOAM530iYizWq46hanyjH+UoCBF7NUsb4T6NLiDGOgaeVx/c+fXuc5ih nivG3MRUDllUQj1OWA3nTT8= X-Google-Smtp-Source: ABdhPJwqoe++O3FZ5gQFaxAbTrVgl7TLL2h7J7hbPL4/IryyVW9GrOYV9zDaAC0aRFhynCQuorO5wg== X-Received: by 2002:a2e:b8cf:: with SMTP id s15mr38166627ljp.364.1638023205884; Sat, 27 Nov 2021 06:26:45 -0800 (PST) Received: from localhost.localdomain (94-29-48-99.dynamic.spd-mgts.ru. [94.29.48.99]) by smtp.gmail.com with ESMTPSA id t22sm812382ljg.83.2021.11.27.06.26.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 27 Nov 2021 06:26:45 -0800 (PST) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Rob Herring , David Heidelberg , Svyatoslav Ryhel , Anton Bambura , Antoni Aloy Torrens , Nikola Milosavljevic , Ion Agorria , =?UTF-8?q?Micha=C5=82=20Miros=C5=82aw?= , Ihor Didenko , Andreas Westman Dorcsak , Maxim Schwalm , Raffaele Tranquillini , Jasper Korten , Thomas Graichen Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 14/14] ARM: tegra: Enable video decoder on Tegra114 Date: Sat, 27 Nov 2021 17:23:27 +0300 Message-Id: <20211127142327.17692-15-digetx@gmail.com> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211127142327.17692-1-digetx@gmail.com> References: <20211127142327.17692-1-digetx@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Anton Bambura Add Video Decoder Engine node to Tegra114 device-tree. Signed-off-by: Anton Bambura --- arch/arm/boot/dts/tegra114.dtsi | 38 +++++++++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm/boot/dts/tegra114.dtsi b/arch/arm/boot/dts/tegra114.dtsi index 563ee262f41d..3d08764401ce 100644 --- a/arch/arm/boot/dts/tegra114.dtsi +++ b/arch/arm/boot/dts/tegra114.dtsi @@ -17,6 +17,19 @@ memory@80000000 { reg = <0x80000000 0x0>; }; + sram@40000000 { + compatible = "mmio-sram"; + reg = <0x40000000 0x40000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x40000000 0x40000>; + + vde_pool: sram@400 { + reg = <0x400 0x3fc00>; + pool; + }; + }; + host1x@50000000 { compatible = "nvidia,tegra114-host1x"; reg = <0x50000000 0x00028000>; @@ -253,6 +266,30 @@ gpio: gpio@6000d000 { */ }; + vde@6001a000 { + compatible = "nvidia,tegra114-vde"; + reg = <0x6001a000 0x1000>, /* Syntax Engine */ + <0x6001b000 0x1000>, /* Video Bitstream Engine */ + <0x6001c000 0x100>, /* Macroblock Engine */ + <0x6001c200 0x100>, /* Post-processing Engine */ + <0x6001c400 0x100>, /* Motion Compensation Engine */ + <0x6001c600 0x100>, /* Transform Engine */ + <0x6001c800 0x100>, /* Pixel prediction block */ + <0x6001ca00 0x100>, /* Video DMA */ + <0x6001d800 0x400>; /* Video frame controls */ + reg-names = "sxe", "bsev", "mbe", "ppe", "mce", + "tfe", "ppb", "vdma", "frameid"; + iram = <&vde_pool>; /* IRAM region */ + interrupts = , /* Sync token interrupt */ + , /* BSE-V interrupt */ + ; /* SXE interrupt */ + interrupt-names = "sync-token", "bsev", "sxe"; + clocks = <&tegra_car TEGRA114_CLK_VDE>; + reset-names = "vde", "mc"; + resets = <&tegra_car 61>, <&mc TEGRA114_MC_RESET_VDE>; + iommus = <&mc TEGRA_SWGROUP_VDE>; + }; + apbmisc@70000800 { compatible = "nvidia,tegra114-apbmisc", "nvidia,tegra20-apbmisc"; reg = <0x70000800 0x64>, /* Chip revision */ @@ -543,6 +580,7 @@ mc: memory-controller@70019000 { interrupts = ; #iommu-cells = <1>; + #reset-cells = <1>; }; ahub@70080000 { -- 2.33.1