From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: bjorn.andersson@linaro.org, agross@kernel.org,
mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 4/5] ARM: dts: qcom: sdx65: Add support for APCS block
Date: Fri, 25 Feb 2022 12:56:59 +0530 [thread overview]
Message-ID: <20220225072659.GD274289@thinkpad> (raw)
In-Reply-To: <1645505785-2271-5-git-send-email-quic_rohiagar@quicinc.com>
On Tue, Feb 22, 2022 at 10:26:24AM +0530, Rohit Agarwal wrote:
> The APCS block on SDX65 acts as a mailbox controller and also provides
> clock output for the Cortex A7 CPU.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Thanks,
Mani
> ---
> arch/arm/boot/dts/qcom-sdx65.dtsi | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index ec80266..af7453a 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -133,6 +133,15 @@
> #clock-cells = <0>;
> };
>
> + apcs: mailbox@17810000 {
> + compatible = "qcom,sdx55-apcs-gcc", "syscon";
> + reg = <0x17810000 0x2000>;
> + #mbox-cells = <1>;
> + clocks = <&rpmhcc RPMH_CXO_CLK>, <&a7pll>, <&gcc GPLL0>;
> + clock-names = "ref", "pll", "aux";
> + #clock-cells = <0>;
> + };
> +
> timer@17820000 {
> #address-cells = <1>;
> #size-cells = <1>;
> --
> 2.7.4
>
next prev parent reply other threads:[~2022-02-25 7:27 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-22 4:56 [PATCH v4 0/5] Add APCS support for SDX65 Rohit Agarwal
2022-02-22 4:56 ` [PATCH v4 1/5] dt-bindings: clock: Add A7 PLL binding " Rohit Agarwal
2022-02-24 19:16 ` Rob Herring
2022-02-24 23:54 ` Stephen Boyd
2022-02-25 7:25 ` Manivannan Sadhasivam
2022-02-22 4:56 ` [PATCH v4 2/5] clk: qcom: Add A7 PLL support " Rohit Agarwal
2022-02-24 23:56 ` Stephen Boyd
2022-02-25 7:26 ` Manivannan Sadhasivam
2022-02-22 4:56 ` [PATCH v4 3/5] ARM: dts: qcom: sdx65: Add support for A7 PLL clock Rohit Agarwal
2022-02-24 23:56 ` Stephen Boyd
2022-02-25 7:26 ` Manivannan Sadhasivam
2022-02-22 4:56 ` [PATCH v4 4/5] ARM: dts: qcom: sdx65: Add support for APCS block Rohit Agarwal
2022-02-25 7:26 ` Manivannan Sadhasivam [this message]
2022-02-22 4:56 ` [PATCH v4 5/5] clk: qcom: Add SDX65 APCS clock controller support Rohit Agarwal
2022-02-24 23:57 ` Stephen Boyd
2022-02-25 7:27 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220225072659.GD274289@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=quic_rohiagar@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).