From: Ansuel Smith <ansuelsmth@gmail.com>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Cc: Ansuel Smith <ansuelsmth@gmail.com>,
Jonathan McDowell <noodles@earth.li>
Subject: [PATCH v3 07/18] ARM: dts: qcom: reduce pci IO size to 64K for ipq8064
Date: Wed, 9 Mar 2022 20:01:41 +0100 [thread overview]
Message-ID: <20220309190152.7998-8-ansuelsmth@gmail.com> (raw)
In-Reply-To: <20220309190152.7998-1-ansuelsmth@gmail.com>
The current value for pci IO is problematic for ath10k wifi card
commonly connected to ipq8064 SoC.
The current value is probably a typo and is actually uncommon to find
1MB IO space even on a x86 arch. Also with recent changes to the pci
driver, pci1 and pci2 now fails to function as any connected device
fails any reg read/write. Reduce this to 64K as it should be more than
enough and 3 * 64K of total IO space doesn't exceed the IO_SPACE_LIMIT
hardcoded for the ARM arch.
Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
Tested-by: Jonathan McDowell <noodles@earth.li>
---
arch/arm/boot/dts/qcom-ipq8064.dtsi | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
index e247bf51df01..36bdfc8db3f0 100644
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
@@ -918,7 +918,7 @@ pcie0: pci@1b500000 {
#address-cells = <3>;
#size-cells = <2>;
- ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00100000 /* downstream I/O */
+ ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00010000 /* downstream I/O */
0x82000000 0 0x08000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
@@ -969,7 +969,7 @@ pcie1: pci@1b700000 {
#address-cells = <3>;
#size-cells = <2>;
- ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00100000 /* downstream I/O */
+ ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00010000 /* downstream I/O */
0x82000000 0 0x2e000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
@@ -1020,7 +1020,7 @@ pcie2: pci@1b900000 {
#address-cells = <3>;
#size-cells = <2>;
- ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00100000 /* downstream I/O */
+ ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00010000 /* downstream I/O */
0x82000000 0 0x32000000 0x32000000 0 0x03e00000>; /* non-prefetchable memory */
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
--
2.34.1
next prev parent reply other threads:[~2022-03-09 19:15 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-09 19:01 [PATCH v3 00/18] Multiple addition to ipq8064 dtsi Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 01/18] ARM: dts: qcom: add multiple missing pin definition for ipq8064 Ansuel Smith
2022-04-12 19:55 ` Bjorn Andersson
2022-04-12 19:43 ` Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 02/18] ARM: dts: qcom: add gsbi6 missing " Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 03/18] ARM: dts: qcom: add missing rpm regulators and cells " Ansuel Smith
2022-04-12 19:46 ` Bjorn Andersson
2022-04-12 20:07 ` Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 04/18] ARM: dts: qcom: disable smb208 regulators for ipq8064-rb3011 Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 05/18] ARM: dts: qcom: add missing snps,dwmac compatible for gmac ipq8064 Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 06/18] ARM: dts: qcom: enable usb phy by default for ipq8064 Ansuel Smith
2022-04-13 7:40 ` Dmitry Baryshkov
2022-03-09 19:01 ` Ansuel Smith [this message]
2022-04-13 13:19 ` [PATCH v3 07/18] ARM: dts: qcom: reduce pci IO size to 64K " Dmitry Baryshkov
2022-04-13 13:21 ` Ansuel Smith
2022-04-13 18:29 ` Dmitry Baryshkov
2022-04-13 18:27 ` Dmitry Baryshkov
2022-03-09 19:01 ` [PATCH v3 08/18] ARM: dts: qcom: fix dtc warning for missing #address-cells " Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 09/18] ARM: dts: qcom: add smem node " Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 10/18] ARM: dts: qcom: add saw for l2 cache and kraitcc " Ansuel Smith
2022-03-10 9:46 ` kernel test robot
2022-03-10 21:59 ` Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 11/18] ARM: dts: qcom: add sic non secure node " Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 12/18] ARM: dts: qcom: fix and add some missing gsbi " Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 13/18] ARM: dts: qcom: add opp table for cpu and l2 " Ansuel Smith
2022-04-12 20:07 ` Bjorn Andersson
2022-04-12 20:10 ` Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 14/18] ARM: dts: qcom: add speedbin efuse nvmem binding Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 15/18] ARM: dts: qcom: add multiple missing binding for cpu and l2 for ipq8064 Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 16/18] ARM: dts: qcom: remove redundant binding from ipq8064 rb3011 dts Ansuel Smith
2022-03-09 19:01 ` [PATCH v3 17/18] ARM: dts: qcom: add ipq8064-v2.0 dtsi Ansuel Smith
2022-04-13 8:56 ` Dmitry Baryshkov
2022-03-09 19:01 ` [PATCH v3 18/18] ARM: dts: qcom: add ipq8065 dtsi Ansuel Smith
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220309190152.7998-8-ansuelsmth@gmail.com \
--to=ansuelsmth@gmail.com \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=noodles@earth.li \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).