From: Peter Geis <pgwipeout@gmail.com>
To: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Heiko Stuebner <heiko@sntech.de>
Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org,
Peter Geis <pgwipeout@gmail.com>
Subject: [PATCH v1 6/6] arm64: dts: rockchip: enable sfc controller on Quartz64 Model A
Date: Wed, 11 May 2022 11:01:17 -0400 [thread overview]
Message-ID: <20220511150117.113070-7-pgwipeout@gmail.com> (raw)
In-Reply-To: <20220511150117.113070-1-pgwipeout@gmail.com>
Add the sfc controller binding for the Quartz64 Model A. This is not
populated by default, so leave it disabled.
Signed-off-by: Peter Geis <pgwipeout@gmail.com>
---
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
index 71df64655de5..6ec349e7e521 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
@@ -603,6 +603,22 @@ &sdmmc1 {
status = "okay";
};
+&sfc {
+ pinctrl-0 = <&fspi_pins>;
+ pinctrl-names = "default";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
+
+ flash@0 {
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <24000000>;
+ spi-rx-bus-width = <4>;
+ spi-tx-bus-width = <1>;
+ };
+};
+
/* spdif is exposed on con40 pin 18 */
&spdif {
status = "okay";
--
2.25.1
next prev parent reply other threads:[~2022-05-11 15:01 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-11 15:01 [PATCH v1 0/6] Cleanups and enablement for Quartz64-A Peter Geis
2022-05-11 15:01 ` [PATCH v1 1/6] dt-binding: clock: Add missing rk3568 cru bindings Peter Geis
2022-05-12 14:21 ` Krzysztof Kozlowski
2022-05-11 15:01 ` [PATCH v1 2/6] arm64: dts: rockchip: add clocks to rk356x cru Peter Geis
2022-05-11 15:01 ` [PATCH v1 3/6] arm64: dts: rockchip: rename Quartz64-A bluetooth gpios Peter Geis
2022-05-11 15:01 ` [PATCH v1 4/6] arm64: dts: rockchip: add Quartz64-A fan pinctrl Peter Geis
2022-05-11 15:01 ` [PATCH v1 5/6] arm64: dts: rockchip: enable sdr-104 on sdmmc Peter Geis
2022-05-11 15:01 ` Peter Geis [this message]
2022-05-16 15:26 ` [PATCH v1 6/6] arm64: dts: rockchip: enable sfc controller on Quartz64 Model A Chris Morgan
2022-05-16 21:51 ` Peter Geis
2022-05-14 10:54 ` [PATCH v1 0/6] Cleanups and enablement for Quartz64-A Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220511150117.113070-7-pgwipeout@gmail.com \
--to=pgwipeout@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=heiko@sntech.de \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).