* [PATCH 1/3] dt-bindings: arm64: Add BCM63146 SoC
2022-06-08 18:00 [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support William Zhang
@ 2022-06-08 18:00 ` William Zhang
2022-06-09 14:48 ` Rob Herring
2022-06-13 21:11 ` Florian Fainelli
2022-06-08 18:00 ` [PATCH 2/3] arm64: dts: Add DTS files for bcmbca SoC BCM63146 William Zhang
2022-06-13 21:18 ` [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support Florian Fainelli
2 siblings, 2 replies; 6+ messages in thread
From: William Zhang @ 2022-06-08 18:00 UTC (permalink / raw)
To: Linux ARM List
Cc: f.fainelli, Broadcom Kernel List, samyon.furman, tomer.yacoby,
philippe.reynes, joel.peshkin, dan.beygelman, kursad.oney,
anand.gore, William Zhang, Krzysztof Kozlowski, Rob Herring,
devicetree, linux-kernel
[-- Attachment #1: Type: text/plain, Size: 910 bytes --]
Add BCM63146 SoC device tree description to bcmbca binding document.
Signed-off-by: William Zhang <william.zhang@broadcom.com>
---
Documentation/devicetree/bindings/arm/bcm/brcm,bcmbca.yaml | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/bcm/brcm,bcmbca.yaml b/Documentation/devicetree/bindings/arm/bcm/brcm,bcmbca.yaml
index 5086cb3ce7e3..939656ea92ca 100644
--- a/Documentation/devicetree/bindings/arm/bcm/brcm,bcmbca.yaml
+++ b/Documentation/devicetree/bindings/arm/bcm/brcm,bcmbca.yaml
@@ -35,6 +35,13 @@ properties:
- const: brcm,bcm4912
- const: brcm,bcmbca
+ - description: BCM63146 based boards
+ items:
+ - enum:
+ - brcm,bcm963146
+ - const: brcm,bcm63146
+ - const: brcm,bcmbca
+
- description: BCM63158 based boards
items:
- enum:
--
2.36.1
[-- Attachment #2: S/MIME Cryptographic Signature --]
[-- Type: application/pkcs7-signature, Size: 4212 bytes --]
^ permalink raw reply related [flat|nested] 6+ messages in thread* [PATCH 2/3] arm64: dts: Add DTS files for bcmbca SoC BCM63146
2022-06-08 18:00 [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support William Zhang
2022-06-08 18:00 ` [PATCH 1/3] dt-bindings: arm64: Add BCM63146 SoC William Zhang
@ 2022-06-08 18:00 ` William Zhang
2022-06-13 21:18 ` [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support Florian Fainelli
2 siblings, 0 replies; 6+ messages in thread
From: William Zhang @ 2022-06-08 18:00 UTC (permalink / raw)
To: Linux ARM List
Cc: f.fainelli, Broadcom Kernel List, samyon.furman, tomer.yacoby,
philippe.reynes, joel.peshkin, dan.beygelman, kursad.oney,
anand.gore, William Zhang, Krzysztof Kozlowski, Rob Herring,
devicetree, linux-kernel
[-- Attachment #1: Type: text/plain, Size: 4593 bytes --]
Add DTS for ARMv8 based broadband SoC BCM63146. bcm63146.dtsi is the
SoC description DTS header and bcm963146.dts is a simple DTS file for
Broadcom BCM963146 Reference board that only enable the UART port.
Signed-off-by: William Zhang <william.zhang@broadcom.com>
---
arch/arm64/boot/dts/broadcom/bcmbca/Makefile | 3 +-
.../boot/dts/broadcom/bcmbca/bcm63146.dtsi | 110 ++++++++++++++++++
.../boot/dts/broadcom/bcmbca/bcm963146.dts | 30 +++++
3 files changed, 142 insertions(+), 1 deletion(-)
create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi
create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm963146.dts
diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile
index 8c11d90dc7ca..427299b8e63f 100644
--- a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile
+++ b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile
@@ -1,4 +1,5 @@
# SPDX-License-Identifier: GPL-2.0
dtb-$(CONFIG_ARCH_BCMBCA) += bcm963158.dtb \
bcm96858.dtb \
- bcm94912.dtb
+ bcm94912.dtb \
+ bcm963146.dtb
diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi
new file mode 100644
index 000000000000..04de96bd0a03
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63146.dtsi
@@ -0,0 +1,110 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 Broadcom Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+ compatible = "brcm,bcm63146", "brcm,bcmbca";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ interrupt-parent = <&gic>;
+
+ cpus {
+ #address-cells = <2>;
+ #size-cells = <0>;
+
+ B53_0: cpu@0 {
+ compatible = "brcm,brahma-b53";
+ device_type = "cpu";
+ reg = <0x0 0x0>;
+ next-level-cache = <&L2_0>;
+ enable-method = "psci";
+ };
+
+ B53_1: cpu@1 {
+ compatible = "brcm,brahma-b53";
+ device_type = "cpu";
+ reg = <0x0 0x1>;
+ next-level-cache = <&L2_0>;
+ enable-method = "psci";
+ };
+
+ L2_0: l2-cache0 {
+ compatible = "cache";
+ };
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
+ };
+
+ pmu: pmu {
+ compatible = "arm,cortex-a53-pmu";
+ interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-affinity = <&B53_0>, <&B53_1>;
+ };
+
+ clocks: clocks {
+ periph_clk: periph-clk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <200000000>;
+ };
+ uart_clk: uart-clk {
+ compatible = "fixed-factor-clock";
+ #clock-cells = <0>;
+ clocks = <&periph_clk>;
+ clock-div = <4>;
+ clock-mult = <1>;
+ };
+ };
+
+ psci {
+ compatible = "arm,psci-0.2";
+ method = "smc";
+ };
+
+ axi@81000000 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x0 0x0 0x81000000 0x8000>;
+
+ gic: interrupt-controller@1000 {
+ compatible = "arm,gic-400";
+ #interrupt-cells = <3>;
+ interrupt-controller;
+ reg = <0x1000 0x1000>,
+ <0x2000 0x2000>,
+ <0x4000 0x2000>,
+ <0x6000 0x2000>;
+ interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) |
+ IRQ_TYPE_LEVEL_HIGH)>;
+ };
+ };
+
+ bus@ff800000 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x0 0x0 0xff800000 0x800000>;
+
+ uart0: serial@12000 {
+ compatible = "arm,pl011", "arm,primecell";
+ reg = <0x12000 0x1000>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&uart_clk>, <&uart_clk>;
+ clock-names = "uartclk", "apb_pclk";
+ status = "disabled";
+ };
+ };
+};
diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm963146.dts b/arch/arm64/boot/dts/broadcom/bcmbca/bcm963146.dts
new file mode 100644
index 000000000000..e39f1e6d4774
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm963146.dts
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 Broadcom Ltd.
+ */
+
+/dts-v1/;
+
+#include "bcm63146.dtsi"
+
+/ {
+ model = "Broadcom BCM963146 Reference Board";
+ compatible = "brcm,bcm963146", "brcm,bcm63146", "brcm,bcmbca";
+
+ aliases {
+ serial0 = &uart0;
+ };
+
+ chosen {
+ stdout-path = "serial0:115200n8";
+ };
+
+ memory@0 {
+ device_type = "memory";
+ reg = <0x0 0x0 0x0 0x08000000>;
+ };
+};
+
+&uart0 {
+ status = "okay";
+};
--
2.36.1
[-- Attachment #2: S/MIME Cryptographic Signature --]
[-- Type: application/pkcs7-signature, Size: 4212 bytes --]
^ permalink raw reply related [flat|nested] 6+ messages in thread* Re: [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support
2022-06-08 18:00 [PATCH 0/3] arm: bcmbca: Add BCM63146 SoC support William Zhang
2022-06-08 18:00 ` [PATCH 1/3] dt-bindings: arm64: Add BCM63146 SoC William Zhang
2022-06-08 18:00 ` [PATCH 2/3] arm64: dts: Add DTS files for bcmbca SoC BCM63146 William Zhang
@ 2022-06-13 21:18 ` Florian Fainelli
2 siblings, 0 replies; 6+ messages in thread
From: Florian Fainelli @ 2022-06-13 21:18 UTC (permalink / raw)
To: William Zhang, Linux ARM List
Cc: f.fainelli, Broadcom Kernel List, samyon.furman, tomer.yacoby,
philippe.reynes, joel.peshkin, dan.beygelman, kursad.oney,
anand.gore, Krzysztof Kozlowski, Rob Herring, devicetree,
linux-kernel
On 6/8/22 11:00, William Zhang wrote:
> This change adds the basic support for Broadcom's ARM64 based
> Broadband SoC BCM63146. The initial support includes a bare-bone DTS
> for dual core ARM A53 with a ARM PL011 uart. Linux kernel image can be
> build with the ARM64 defconfig
Series applied, thanks William!
--
Florian
^ permalink raw reply [flat|nested] 6+ messages in thread