From: Andre Przywara <andre.przywara@arm.com>
To: Samuel Holland <samuel@sholland.org>
Cc: Chen-Yu Tsai <wens@csie.org>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Linus Walleij <linus.walleij@linaro.org>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org,
"David S. Miller" <davem@davemloft.net>,
Eric Dumazet <edumazet@google.com>,
Jakub Kicinski <kuba@kernel.org>, Paolo Abeni <pabeni@redhat.com>,
netdev@vger.kernel.org
Subject: Re: [PATCH v12 1/7] dt-bindings: arm: sunxi: Add H616 EMAC compatible
Date: Tue, 5 Jul 2022 11:19:06 +0100 [thread overview]
Message-ID: <20220705111906.3c553f23@donnerap.cambridge.arm.com> (raw)
In-Reply-To: <b2661412-5fce-a20d-c7c4-6df58efdb930@sholland.org>
On Mon, 4 Jul 2022 18:53:14 -0500
Samuel Holland <samuel@sholland.org> wrote:
Hi Samuel,
> On 7/1/22 6:24 AM, Andre Przywara wrote:
> > The Allwinner H616 contains an "EMAC" Ethernet MAC compatible to the A64
> > version.
> >
> > Add it to the list of compatible strings.
> >
> > Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> > ---
> > .../devicetree/bindings/net/allwinner,sun8i-a83t-emac.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/Documentation/devicetree/bindings/net/allwinner,sun8i-a83t-emac.yaml b/Documentation/devicetree/bindings/net/allwinner,sun8i-a83t-emac.yaml
> > index 6a4831fd3616c..87f1306831cc9 100644
> > --- a/Documentation/devicetree/bindings/net/allwinner,sun8i-a83t-emac.yaml
> > +++ b/Documentation/devicetree/bindings/net/allwinner,sun8i-a83t-emac.yaml
> > @@ -22,6 +22,7 @@ properties:
> > - enum:
> > - allwinner,sun20i-d1-emac
> > - allwinner,sun50i-h6-emac
> > + - allwinner,sun50i-h616-emac
>
> The H616 manual has register fields for an internal PHY, like H3. Are these not
> hooked up for either EMAC?
Which register fields do you mean, exactly? The H616 uses the same
internal PHY solution as the H6: an AC200 die co-packaged on the carrier
(or whatever integration solution they actually chose). The difference to
the H6 is that EMAC0 is hardwired to the external RGMII pins, whereas EMAC1
is hardwired to the internal AC200 RMII pins.
From all I could see that does not impact the actual MAC IP: both are the
same as in the H6, or A64, for that matter.
There is one twist, though: the second EMAC uses a separate EMAC clock
register in the syscon. I came up with this patch to support that:
https://github.com/apritzel/linux/commit/078f591017794a0ec689345b0eeb7150908cf85a
That extends the syscon to take an optional(!) index. So EMAC0 works
exactly like before (both as "<&syscon>;", or "<&syscon 0>;", but for EMAC1
we need the index: "<&syscon 4>;".
But in my opinion this should not affect the MAC binding, at least not for
MAC0. And I think we should get away without a different compatible string
for EMAC1, since the MAC IP is technically the same, it's just the
connection that is different.
In any case I think this does not affect the level of support we promise
today: EMAC0 with an external PHY only.
Cheers,
Andre
>
> > - const: allwinner,sun50i-a64-emac
> >
> > reg:
> >
>
next prev parent reply other threads:[~2022-07-05 10:19 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-01 11:24 [PATCH v12 0/7] arm64: sunxi: Allwinner H616 SoC DT support Andre Przywara
2022-07-01 11:24 ` [PATCH v12 1/7] dt-bindings: arm: sunxi: Add H616 EMAC compatible Andre Przywara
2022-07-01 20:56 ` Rob Herring
2022-07-04 23:53 ` Samuel Holland
2022-07-05 10:19 ` Andre Przywara [this message]
2022-07-06 3:55 ` Samuel Holland
2022-07-11 0:16 ` Andre Przywara
2022-07-01 11:24 ` [PATCH v12 2/7] dt-bindings: pinctrl: sunxi: Make interrupts optional Andre Przywara
2022-07-01 20:57 ` Rob Herring
2022-07-04 23:55 ` Samuel Holland
2022-07-01 11:24 ` [PATCH v12 3/7] arm64: dts: allwinner: Add Allwinner H616 .dtsi file Andre Przywara
2022-07-05 1:16 ` Samuel Holland
2022-07-05 10:42 ` Andre Przywara
2022-07-07 6:36 ` Samuel Holland
2022-07-01 11:24 ` [PATCH v12 4/7] dt-bindings: pinctrl: sunxi: allow vcc-pi-supply Andre Przywara
2022-07-01 20:57 ` Rob Herring
2022-07-05 1:18 ` Samuel Holland
2022-07-01 11:24 ` [PATCH v12 5/7] dt-bindings: arm: sunxi: Add two H616 board compatible strings Andre Przywara
2022-07-01 11:24 ` [PATCH v12 6/7] arm64: dts: allwinner: h616: Add OrangePi Zero 2 board support Andre Przywara
2022-07-05 1:45 ` Samuel Holland
2022-07-08 9:49 ` Andre Przywara
2022-07-01 11:24 ` [PATCH v12 7/7] arm64: dts: allwinner: h616: Add X96 Mate TV box support Andre Przywara
2022-07-05 1:29 ` Samuel Holland
2022-07-08 9:48 ` Andre Przywara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220705111906.3c553f23@donnerap.cambridge.arm.com \
--to=andre.przywara@arm.com \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=edumazet@google.com \
--cc=jernej.skrabec@gmail.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kuba@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=robh+dt@kernel.org \
--cc=samuel@sholland.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).