* [PATCH] arm64: dts: rockchip: Add PCIe 2 nodes to quartz64-b
@ 2022-07-18 3:31 Nicolas Frattaroli
2022-09-09 23:10 ` Heiko Stuebner
0 siblings, 1 reply; 2+ messages in thread
From: Nicolas Frattaroli @ 2022-07-18 3:31 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Heiko Stuebner
Cc: Nicolas Frattaroli, devicetree, linux-arm-kernel, linux-rockchip,
linux-kernel
This adds the regulator node to the quartz64-b device tree,
and enables the PCIe 2 controller and combphy for it.
Signed-off-by: Nicolas Frattaroli <frattaroli.nicolas@gmail.com>
---
.../boot/dts/rockchip/rk3566-quartz64-b.dts | 34 +++++++++++++++++++
1 file changed, 34 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
index 528bb4e8ac77..8e9cf3ac1c39 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
@@ -54,6 +54,18 @@ sdio_pwrseq: sdio-pwrseq {
power-off-delay-us = <5000000>;
};
+ vcc3v3_pcie_p: vcc3v3-pcie-p-regulator {
+ compatible = "regulator-fixed";
+ enable-active-high;
+ gpio = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pcie_enable_h>;
+ regulator-name = "vcc3v3_pcie_p";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ vin-supply = <&vcc_3v3>;
+ };
+
vcc5v0_in: vcc5v0-in-regulator {
compatible = "regulator-fixed";
regulator-name = "vcc5v0_in";
@@ -113,6 +125,10 @@ &combphy1 {
status = "okay";
};
+&combphy2 {
+ status = "okay";
+};
+
&cpu0 {
cpu-supply = <&vdd_cpu>;
};
@@ -427,6 +443,14 @@ rgmii_phy1: ethernet-phy@1 {
};
};
+&pcie2x1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pcie_reset_h>;
+ reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
+ vpcie3v3-supply = <&vcc3v3_pcie_p>;
+ status = "okay";
+};
+
&pinctrl {
bt {
bt_enable_h: bt-enable-h {
@@ -448,6 +472,16 @@ user_led_enable_h: user-led-enable-h {
};
};
+ pcie {
+ pcie_enable_h: pcie-enable-h {
+ rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
+ };
+
+ pcie_reset_h: pcie-reset-h {
+ rockchip,pins = <1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
+ };
+ };
+
pmic {
pmic_int: pmic_int {
rockchip,pins =
--
2.37.1
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] arm64: dts: rockchip: Add PCIe 2 nodes to quartz64-b
2022-07-18 3:31 [PATCH] arm64: dts: rockchip: Add PCIe 2 nodes to quartz64-b Nicolas Frattaroli
@ 2022-09-09 23:10 ` Heiko Stuebner
0 siblings, 0 replies; 2+ messages in thread
From: Heiko Stuebner @ 2022-09-09 23:10 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Nicolas Frattaroli
Cc: Heiko Stuebner, linux-kernel, devicetree, linux-arm-kernel,
linux-rockchip
On Mon, 18 Jul 2022 05:31:45 +0200, Nicolas Frattaroli wrote:
> This adds the regulator node to the quartz64-b device tree,
> and enables the PCIe 2 controller and combphy for it.
Applied, thanks!
[1/1] arm64: dts: rockchip: Add PCIe 2 nodes to quartz64-b
commit: cd4e5f30f51f1066170a7c5f267cba6f062213e7
Best regards,
--
Heiko Stuebner <heiko@sntech.de>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2022-09-09 23:12 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-07-18 3:31 [PATCH] arm64: dts: rockchip: Add PCIe 2 nodes to quartz64-b Nicolas Frattaroli
2022-09-09 23:10 ` Heiko Stuebner
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).