From: Naga Sureshkumar Relli <nagasuresh.relli@microchip.com>
To: <broonie@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor.dooley@microchip.com>
Cc: <linux-spi@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
Naga Sureshkumar Relli <nagasuresh.relli@microchip.com>
Subject: [PATCH v2 0/3] Add support for Microchip QSPI controller
Date: Tue, 2 Aug 2022 12:35:15 +0530 [thread overview]
Message-ID: <20220802070518.855951-1-nagasuresh.relli@microchip.com> (raw)
This patch enables the Microchip's FPGA QSPI and Polarfire SoC QSPI
controller support.
Tested spi-nand (W25N01GV) and spi-nor (MT25QL256A) on Microchip's
ICICLE kit. tested using both FPGA QSPI and Polarfie SoC QSPI.
changes in v2
------------
1. Replaced spi_alloc_master() with devm_spi_alloc_master()
2. Used dev_err_probe() when devm_spi_alloc_master() fails.
3. Added shared IRQ flag in the interrupt registration.
4. Updated the dt_bindings so that there is a differentiation
between FPGA QSPI IP core and hard QSPI IP core.
5. Updated the MAINTAINERS file.
Naga Sureshkumar Relli (3):
spi: dt-binding: add Microchip CoreQSPI compatible
spi: microchip-core-qspi: Add support for microchip fpga qspi
controllers
MAINTAINERS: add qspi to Polarfire SoC entry
.../bindings/spi/microchip,mpfs-spi.yaml | 12 +-
MAINTAINERS | 1 +
drivers/spi/Kconfig | 9 +
drivers/spi/Makefile | 1 +
drivers/spi/spi-microchip-core-qspi.c | 609 ++++++++++++++++++
5 files changed, 629 insertions(+), 3 deletions(-)
create mode 100644 drivers/spi/spi-microchip-core-qspi.c
--
2.25.1
next reply other threads:[~2022-08-02 7:06 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-02 7:05 Naga Sureshkumar Relli [this message]
2022-08-02 7:05 ` [PATCH v2 1/3] spi: dt-binding: add Microchip CoreQSPI compatible Naga Sureshkumar Relli
2022-08-02 9:12 ` Conor.Dooley
2022-08-02 10:25 ` Krzysztof Kozlowski
2022-08-02 12:10 ` naga sureshkumar
2022-08-02 7:05 ` [PATCH v2 2/3] spi: microchip-core-qspi: Add support for microchip fpga qspi controllers Naga Sureshkumar Relli
2022-08-02 9:31 ` Conor.Dooley
2022-08-02 10:25 ` Krzysztof Kozlowski
2022-08-02 12:25 ` naga sureshkumar
2022-08-02 7:05 ` [PATCH v2 3/3] MAINTAINERS: add qspi to Polarfire SoC entry Naga Sureshkumar Relli
2022-08-02 9:13 ` Conor.Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220802070518.855951-1-nagasuresh.relli@microchip.com \
--to=nagasuresh.relli@microchip.com \
--cc=broonie@kernel.org \
--cc=conor.dooley@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).