From: Robert Foss <robert.foss@linaro.org>
To: robdclark@gmail.com, quic_abhinavk@quicinc.com,
dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie,
daniel@ffwll.ch, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, agross@kernel.org,
bjorn.andersson@linaro.org, konrad.dybcio@somainline.org,
quic_kalyant@quicinc.com, swboyd@chromium.org,
robert.foss@linaro.org, angelogioacchino.delregno@somainline.org,
loic.poulain@linaro.org, quic_khsieh@quicinc.com,
quic_vpolimer@quicinc.com, vkoul@kernel.org,
dianders@chromium.org, linux-arm-msm@vger.kernel.org,
dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Jonathan Marek <jonathan@marek.ca>,
vinod.koul@linaro.org, quic_jesszhan@quicinc.com,
andersson@kernel.org
Subject: [PATCH v2 01/12] dt-bindings: display: msm: Add qcom,sm8350-dpu binding
Date: Tue, 15 Nov 2022 14:30:54 +0100 [thread overview]
Message-ID: <20221115133105.980877-2-robert.foss@linaro.org> (raw)
In-Reply-To: <20221115133105.980877-1-robert.foss@linaro.org>
Mobile Display Subsystem (MDSS) encapsulates sub-blocks
like DPU display controller, DSI etc. Add YAML schema for DPU device
tree bindings
Signed-off-by: Robert Foss <robert.foss@linaro.org>
---
.../bindings/display/msm/qcom,sm8350-dpu.yaml | 120 ++++++++++++++++++
1 file changed, 120 insertions(+)
create mode 100644 Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml
diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml
new file mode 100644
index 000000000000..120500395c9a
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml
@@ -0,0 +1,120 @@
+# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/msm/qcom,sm8350-dpu.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm SM8350 Display DPU
+
+maintainers:
+ - Robert Foss <robert.foss@linaro.org>
+
+$ref: /schemas/display/msm/dpu-common.yaml#
+
+properties:
+ compatible:
+ const: qcom,sm8350-dpu
+
+ reg:
+ items:
+ - description: Address offset and size for mdp register set
+ - description: Address offset and size for vbif register set
+
+ reg-names:
+ items:
+ - const: mdp
+ - const: vbif
+
+ clocks:
+ items:
+ - description: Display hf axi clock
+ - description: Display sf axi clock
+ - description: Display ahb clock
+ - description: Display lut clock
+ - description: Display core clock
+ - description: Display vsync clock
+
+ clock-names:
+ items:
+ - const: bus
+ - const: nrt_bus
+ - const: iface
+ - const: lut
+ - const: core
+ - const: vsync
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
+ #include <dt-bindings/clock/qcom,gcc-sm8350.h>
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ #include <dt-bindings/interconnect/qcom,sm8350.h>
+ #include <dt-bindings/power/qcom-rpmpd.h>
+
+ display-controller@ae01000 {
+ compatible = "qcom,sm8350-dpu";
+ reg = <0x0ae01000 0x8f000>,
+ <0x0aeb0000 0x2008>;
+ reg-names = "mdp", "vbif";
+
+ clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
+ <&gcc GCC_DISP_SF_AXI_CLK>,
+ <&dispcc DISP_CC_MDSS_AHB_CLK>,
+ <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
+ <&dispcc DISP_CC_MDSS_MDP_CLK>,
+ <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
+ clock-names = "bus",
+ "nrt_bus",
+ "iface",
+ "lut",
+ "core",
+ "vsync";
+
+ assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
+ assigned-clock-rates = <19200000>;
+
+ operating-points-v2 = <&mdp_opp_table>;
+ power-domains = <&rpmhpd SM8350_MMCX>;
+
+ interrupt-parent = <&mdss>;
+ interrupts = <0>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ dpu_intf1_out: endpoint {
+ remote-endpoint = <&dsi0_in>;
+ };
+ };
+ };
+
+ mdp_opp_table: opp-table {
+ compatible = "operating-points-v2";
+
+ opp-200000000 {
+ opp-hz = /bits/ 64 <200000000>;
+ required-opps = <&rpmhpd_opp_low_svs>;
+ };
+
+ opp-300000000 {
+ opp-hz = /bits/ 64 <300000000>;
+ required-opps = <&rpmhpd_opp_svs>;
+ };
+
+ opp-345000000 {
+ opp-hz = /bits/ 64 <345000000>;
+ required-opps = <&rpmhpd_opp_svs_l1>;
+ };
+
+ opp-460000000 {
+ opp-hz = /bits/ 64 <460000000>;
+ required-opps = <&rpmhpd_opp_nom>;
+ };
+ };
+ };
+...
--
2.34.1
next prev parent reply other threads:[~2022-11-15 13:31 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-15 13:30 [PATCH v2 00/12] Enable Display for SM8350 Robert Foss
2022-11-15 13:30 ` Robert Foss [this message]
2022-11-16 14:59 ` [PATCH v2 01/12] dt-bindings: display: msm: Add qcom,sm8350-dpu binding Rob Herring
2022-11-15 13:30 ` [PATCH v2 02/12] dt-bindings: display: msm: Add qcom,sm8350-mdss binding Robert Foss
2022-11-15 13:30 ` [PATCH v2 03/12] drm/msm/dpu: Refactor sc7280_pp location Robert Foss
2022-11-15 13:33 ` Konrad Dybcio
2022-11-25 6:05 ` [Freedreno] " Abhinav Kumar
2022-11-17 13:37 ` Abhinav Kumar
2022-11-15 13:30 ` [PATCH v2 04/12] drm/msm/dpu: Add SM8350 to hw catalog Robert Foss
2022-11-15 13:40 ` Konrad Dybcio
2022-11-29 11:48 ` Robert Foss
2022-11-15 13:30 ` [PATCH v2 05/12] drm/msm/dpu: Add support for SM8350 Robert Foss
2022-11-15 13:30 ` [PATCH v2 06/12] drm/msm: " Robert Foss
2022-11-15 13:42 ` Konrad Dybcio
2022-11-29 11:40 ` Robert Foss
2022-11-15 13:31 ` [PATCH v2 07/12] arm64: dts: qcom: sm8350: Add &tlmm gpio-line-names Robert Foss
2022-11-15 13:31 ` [PATCH v2 08/12] arm64: dts: qcom: sm8350: Remove mmxc power-domain-name Robert Foss
2022-11-15 13:44 ` Konrad Dybcio
2022-11-15 13:31 ` [PATCH v2 09/12] arm64: dts: qcom: sm8350: Use 2 interconnect cells Robert Foss
2022-11-15 13:45 ` Konrad Dybcio
2022-11-15 13:31 ` [PATCH v2 10/12] arm64: dts: qcom: sm8350: Add display system nodes Robert Foss
2022-11-15 13:47 ` Konrad Dybcio
2022-11-29 16:47 ` Robert Foss
2022-11-29 19:59 ` Dmitry Baryshkov
2022-11-15 13:31 ` [PATCH v2 11/12] arm64: dts: qcom: sm8350-hdk: Enable display & dsi nodes Robert Foss
2022-11-15 13:31 ` [PATCH v2 12/12] arm64: dts: qcom: sm8350-hdk: Enable lt9611uxc dsi-hdmi bridge Robert Foss
2022-11-15 15:23 ` [PATCH v2 00/12] Enable Display for SM8350 Krzysztof Kozlowski
-- strict thread matches above, loose matches on Subject: below --
2022-11-15 11:17 Robert Foss
2022-11-15 11:17 ` [PATCH v2 01/12] dt-bindings: display: msm: Add qcom,sm8350-dpu binding Robert Foss
2022-11-15 14:11 ` Rob Herring
2022-11-15 16:45 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221115133105.980877-2-robert.foss@linaro.org \
--to=robert.foss@linaro.org \
--cc=agross@kernel.org \
--cc=airlied@linux.ie \
--cc=andersson@kernel.org \
--cc=angelogioacchino.delregno@somainline.org \
--cc=bjorn.andersson@linaro.org \
--cc=daniel@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=jonathan@marek.ca \
--cc=konrad.dybcio@somainline.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=loic.poulain@linaro.org \
--cc=quic_abhinavk@quicinc.com \
--cc=quic_jesszhan@quicinc.com \
--cc=quic_kalyant@quicinc.com \
--cc=quic_khsieh@quicinc.com \
--cc=quic_vpolimer@quicinc.com \
--cc=robdclark@gmail.com \
--cc=robh+dt@kernel.org \
--cc=sean@poorly.run \
--cc=swboyd@chromium.org \
--cc=vinod.koul@linaro.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).