From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6328AC4708A for ; Tue, 22 Nov 2022 23:37:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233443AbiKVXhN (ORCPT ); Tue, 22 Nov 2022 18:37:13 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49622 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235192AbiKVXhG (ORCPT ); Tue, 22 Nov 2022 18:37:06 -0500 Received: from mail-lj1-x22b.google.com (mail-lj1-x22b.google.com [IPv6:2a00:1450:4864:20::22b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 63E2EC605E for ; Tue, 22 Nov 2022 15:37:05 -0800 (PST) Received: by mail-lj1-x22b.google.com with SMTP id z24so19650992ljn.4 for ; Tue, 22 Nov 2022 15:37:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FM4K/pkHjLHkAOvfw4d2cino7N9sUMcIq1wxV3ai/bY=; b=KOsB3D1ho5/J9eaOkqkoyZqIaHUjyVggsLvtTrZLamLCBMyz4E88xUqGZ2H+bpAswX IlRtdpWMlod+j3hCE2lNqqbs1FXOKze37Yerp8Wis/uSMcQ8CuVRKIxYxPlSpOchQOuL isc/9GPdtC+dQaG7sOwDslT+51chZzcLUyRilb4yadGv2IJftqTXphuIYgtaVHJ10DW0 GjgbYDubU+k2xnWtJyTZCdBjZd2I8QRl21jn8MJOX3TM85gCor1QSVl2WHg6TNhdK9dV efOdBWkihJP5oju4p1IVqPoGW/xSh5u8RpJ1U8hbG9XJkzYM5ds1x/hwifd9xslXWTc1 mmUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FM4K/pkHjLHkAOvfw4d2cino7N9sUMcIq1wxV3ai/bY=; b=XLv5sQHLfTILMLnyz1ILWhiMplPCWG9U6izFrny1CAZcc+sgyNSf+7KSN51ZlnXM5P +nln/QfpIs+VV1KBuwwGSujrTly3C8C/hxNwNXSGSw9vt3ETepTRsq/ou6zV9eruYyU/ SIyNejPMDMNix0C+pYdKeGERoxMu1D0hHytbo6NSmwkJbUN29JvBJ5dbkavursMSTtSO cKTUe0WbsyjvmDs/EkyatscjMdwtCzL7AjNvAP0ngQo5r9iBX7ntENvjTElIc+F7Q7Nj JcbaPlTjbFdO8j1UrcAoe6G6BFkGoA0L5IDzYicExlBCdWvNL6G9QM1YOf1zvE5t0e5K E/1g== X-Gm-Message-State: ANoB5pl2CJHc5jZhKFj2gKpZ+1SrdFwjA+K1dv9DXQqM2VGpFhM3rUAt nqGqB6IaegDM/1LoBthUGwqUjg== X-Google-Smtp-Source: AA0mqf5bZVQDunR4a0/2DQ93hnQZnrAIyyh6AoqyqeMzmVooT0FTtKSReZ5efjgw/D1ntdL5r9UMaQ== X-Received: by 2002:a2e:b55b:0:b0:26c:554f:87a5 with SMTP id a27-20020a2eb55b000000b0026c554f87a5mr5067918ljn.452.1669160223739; Tue, 22 Nov 2022 15:37:03 -0800 (PST) Received: from eriador.lumag.spb.ru (dzpbkzhtyyyyyyyyyyyyt-3.rev.dnainternet.fi. [2001:14ba:a302:8a1a::1]) by smtp.gmail.com with ESMTPSA id h3-20020ac250c3000000b00492c463526dsm2666454lfm.186.2022.11.22.15.37.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Nov 2022 15:37:02 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Clark , Sean Paul , Abhinav Kumar , Rob Herring , Krzysztof Kozlowski Cc: Stephen Boyd , David Airlie , Daniel Vetter , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, Vinod Koul Subject: [PATCH v2 4/5] arm64: dts: qcom: sm8450-hdk: Add LT9611uxc HDMI bridge Date: Wed, 23 Nov 2022 01:36:58 +0200 Message-Id: <20221122233659.3308175-5-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20221122233659.3308175-1-dmitry.baryshkov@linaro.org> References: <20221122233659.3308175-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Vinod Koul Add the LT9611uxc DSI-HDMI bridge and supplies Signed-off-by: Vinod Koul Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8450-hdk.dts | 61 +++++++++++++++++++++++++ 1 file changed, 61 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450-hdk.dts b/arch/arm64/boot/dts/qcom/sm8450-hdk.dts index 75b7aecb7d8e..6b6dcd0e0052 100644 --- a/arch/arm64/boot/dts/qcom/sm8450-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8450-hdk.dts @@ -20,6 +20,28 @@ chosen { stdout-path = "serial0:115200n8"; }; + lt9611_1v2: lt9611-vdd12-regulator { + compatible = "regulator-fixed"; + regulator-name = "LT9611_1V2"; + + vin-supply = <&vph_pwr>; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + gpio = <&tlmm 9 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + lt9611_3v3: lt9611-3v3-regulator { + compatible = "regulator-fixed"; + regulator-name = "LT9611_3V3"; + + vin-supply = <&vreg_bob>; + gpio = <&tlmm 109 GPIO_ACTIVE_HIGH>; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + enable-active-high; + }; + vph_pwr: vph-pwr-regulator { compatible = "regulator-fixed"; regulator-name = "vph_pwr"; @@ -353,6 +375,27 @@ &dispcc { status = "okay"; }; +&i2c9 { + clock-frequency = <400000>; + status = "okay"; + + lt9611_codec: hdmi-bridge@2b { + compatible = "lontium,lt9611uxc"; + reg = <0x2b>; + + interrupts-extended = <&tlmm 44 IRQ_TYPE_EDGE_FALLING>; + + reset-gpios = <&tlmm 107 GPIO_ACTIVE_HIGH>; + + vdd-supply = <<9611_1v2>; + vcc-supply = <<9611_3v3>; + + pinctrl-names = "default"; + pinctrl-0 = <<9611_irq_pin <9611_rst_pin>; + + }; +}; + &mdss { status = "okay"; }; @@ -416,6 +459,10 @@ &qupv3_id_0 { status = "okay"; }; +&qupv3_id_1 { + status = "okay"; +}; + &sdhc_2 { cd-gpios = <&tlmm 92 GPIO_ACTIVE_HIGH>; pinctrl-names = "default", "sleep"; @@ -431,6 +478,20 @@ &sdhc_2 { &tlmm { gpio-reserved-ranges = <28 4>, <36 4>; + lt9611_irq_pin: lt9611-irq { + pins = "gpio44"; + function = "gpio"; + bias-disable; + }; + + lt9611_rst_pin: lt9611-rst-state { + pins = "gpio107"; + function = "normal"; + + output-high; + input-disable; + }; + sdc2_card_det_n: sd-card-det-n-state { pins = "gpio92"; function = "gpio"; -- 2.35.1