From: Eric Chanudet <echanude@redhat.com>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Andrew Halaney <ahalaney@redhat.com>,
Brian Masney <bmasney@redhat.com>,
Eric Chanudet <echanude@redhat.com>
Subject: [PATCH v3 0/4] arm64: dts: qcom: enable sa8540p-ride rtc
Date: Fri, 16 Dec 2022 18:26:02 -0500 [thread overview]
Message-ID: <20221216232606.2123341-1-echanude@redhat.com> (raw)
Enable sa8540p-ride rtc on pmic@0.
sa8540p base boards share the same pmics description, currently in
pm8450a.dtsi. Rename the file to make this explicit and use it in both
sa8540p-ride.dts and sa8295p-adp.dts.
Add the missing offset where appropriate for the alarm register bank in
other qcom,pm8941-rtc description.
Changes since v2:
- rename pm8450a.dtsi to sa8540p-pmics.dtsi.
Changes since v1:
- Add "alarm" register bank offset at 0x6100 in qcom,pm8941-rtc
descriptions.
Eric Chanudet (4):
arm64: dts: qcom: rename pm8450a dtsi to sa8540p-pmics
arm64: dts: qcom: sa8450p-pmics: add rtc node
arm64: dts: qcom: sa8295p-adp: use sa8540p-pmics
arm64: dts: qcom: pm8941-rtc add alarm register
arch/arm64/boot/dts/qcom/pm8150.dtsi | 2 +-
arch/arm64/boot/dts/qcom/pm8916.dtsi | 3 +-
arch/arm64/boot/dts/qcom/pm8950.dtsi | 2 +-
arch/arm64/boot/dts/qcom/pmm8155au_1.dtsi | 2 +-
arch/arm64/boot/dts/qcom/pmp8074.dtsi | 2 +-
arch/arm64/boot/dts/qcom/pms405.dtsi | 2 +-
arch/arm64/boot/dts/qcom/sa8295p-adp.dts | 79 +------------------
.../qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} | 8 ++
arch/arm64/boot/dts/qcom/sa8540p-ride.dts | 2 +-
9 files changed, 17 insertions(+), 85 deletions(-)
rename arch/arm64/boot/dts/qcom/{pm8450a.dtsi => sa8540p-pmics.dtsi} (90%)
--
2.38.1
next reply other threads:[~2022-12-16 23:29 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-16 23:26 Eric Chanudet [this message]
2022-12-16 23:26 ` [PATCH v3 1/4] arm64: dts: qcom: rename pm8450a dtsi to sa8540p-pmics Eric Chanudet
2022-12-17 14:36 ` Konrad Dybcio
2022-12-19 19:17 ` Eric Chanudet
2022-12-16 23:26 ` [PATCH v3 2/4] arm64: dts: qcom: sa8450p-pmics: add rtc node Eric Chanudet
2022-12-16 23:26 ` [PATCH v3 3/4] arm64: dts: qcom: sa8295p-adp: use sa8540p-pmics Eric Chanudet
2022-12-17 14:37 ` Konrad Dybcio
2022-12-16 23:26 ` [PATCH v3 4/4] arm64: dts: qcom: pm8941-rtc add alarm register Eric Chanudet
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221216232606.2123341-1-echanude@redhat.com \
--to=echanude@redhat.com \
--cc=agross@kernel.org \
--cc=ahalaney@redhat.com \
--cc=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).