From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Vinod Koul <vkoul@kernel.org>,
Kishon Vijay Abraham I <kishon@kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Philipp Zabel <p.zabel@pengutronix.de>,
linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
devicetree@vger.kernel.org
Subject: [PATCH v2 0/3] phy: qualcomm: pcie2: register as clock provider
Date: Mon, 26 Dec 2022 05:10:56 +0200 [thread overview]
Message-ID: <20221226031059.2563165-1-dmitry.baryshkov@linaro.org> (raw)
On Qualcomm QCS404 platform the PCIe2 PHY provides PIPE clock to the gcc
(Global Clock Controller). Register the PHY as clock provider.
Changes since v1:
- Dropped 'phandle to' from supply descriptions in schema (Krzysztof),
- Reordered clock-related property definitions in schema as suggested by
Krzysztof,
- Dropped extra empty line at the end of the schema (reported by
Krzysztof).
Dmitry Baryshkov (3):
dt-bindings: phy: qcom,pcie2-phy: convert to YAML format
phy: qualcomm: pcie2: register as clock provider
arm64: dts: qcom: qcs404: register PCIe PHY as a clock provider
.../bindings/phy/qcom,pcie2-phy.yaml | 87 +++++++++++++++++++
.../bindings/phy/qcom-pcie2-phy.txt | 42 ---------
arch/arm64/boot/dts/qcom/qcs404.dtsi | 1 +
drivers/phy/qualcomm/phy-qcom-pcie2.c | 6 +-
4 files changed, 93 insertions(+), 43 deletions(-)
create mode 100644 Documentation/devicetree/bindings/phy/qcom,pcie2-phy.yaml
delete mode 100644 Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt
--
2.35.1
next reply other threads:[~2022-12-26 3:11 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-26 3:10 Dmitry Baryshkov [this message]
2022-12-26 3:10 ` [PATCH v2 1/3] dt-bindings: phy: qcom,pcie2-phy: convert to YAML format Dmitry Baryshkov
2022-12-26 21:57 ` Rob Herring
2022-12-29 8:45 ` Krzysztof Kozlowski
2022-12-26 3:10 ` [PATCH v2 2/3] phy: qualcomm: pcie2: register as clock provider Dmitry Baryshkov
2022-12-26 3:10 ` [PATCH v2 3/3] arm64: dts: qcom: qcs404: register PCIe PHY as a " Dmitry Baryshkov
2022-12-27 18:04 ` (subset) [PATCH v2 0/3] phy: qualcomm: pcie2: register as " Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221226031059.2563165-1-dmitry.baryshkov@linaro.org \
--to=dmitry.baryshkov@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).