From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9FB86C6379F for ; Thu, 19 Jan 2023 13:22:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230221AbjASNW3 (ORCPT ); Thu, 19 Jan 2023 08:22:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33534 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230145AbjASNW2 (ORCPT ); Thu, 19 Jan 2023 08:22:28 -0500 Received: from mail-ed1-x534.google.com (mail-ed1-x534.google.com [IPv6:2a00:1450:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 452C98A43 for ; Thu, 19 Jan 2023 05:22:27 -0800 (PST) Received: by mail-ed1-x534.google.com with SMTP id v5so2847991edc.3 for ; Thu, 19 Jan 2023 05:22:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HjnaFfzoum4fVFwQpjzSWANLBAr3dGbDb/tk9McUQSA=; b=YlgmdXuKzt+ckoVJ2QvbtV/qEbLLYPA836G//AouOx+X8ghWzymUrdLJ++BIgmkBxX eQrZk1rriEh1eHMy6fJs0R5agF5csQygs10/kCEP/5/UDiAtpDckiRPH1kr0zV5jhjCw KAmUF7Di7RSMAXRnCOUvCZuhYJkcOa+Nto4//ahihqNlajYw5Rc+daX0CPCup58HPIwj fAebC1juX2rGtbqHT2DliJAqnaSl9qlm7q4IGnfTsWoQ5udUGjO1Xa9lWvqJbxD5KCGa rZ+Chv00u8CyII9kX6FkCJUUD4duKhSRbO6/KsHGMrglFNfD6GnNyyxUjHT9VT8x/A0w x6Og== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HjnaFfzoum4fVFwQpjzSWANLBAr3dGbDb/tk9McUQSA=; b=lwe6D91qq6P8eq5aJBmpIumP/QWGYBGaZk4wlScYCqq/4xV1IJKDL9gvW6zmo6G8g2 VCGcOYjaLDrVK1g+zv+WR52lKMJg6tIOKFQUPo1SA4jqcH8OsCU32ESBehqywzp0cIgv 8t1S11N3ffNk9jbU6NiqF4fSdM0b8poyItsyS+XhBBfQlEwwg7ZlowXgnfv2IlAOl9W2 4iuv3knz4L9GXO4tBlQRWnvYn/AQvkLRXHhhkU4HkDvJt+h7/4jlu1BcZIxkpnblRslz XxdeQGdVXzHfYT/vCWG9dJz2y2QNS3UoA/+oOnKcHdBDbEABzKk/CafD2DGu9NvNSClg C1wA== X-Gm-Message-State: AFqh2krs348/YUUjsAPXP4igUgIE94fvlfGldo6R2daoEOcFeaqvNt48 Jh8l8j5/cWXuEX8N0SfKrQo9rw== X-Google-Smtp-Source: AMrXdXvSIlyDrGDKQikZpyVd9/i+iDGugeWBGGsAZB7YwtSrGuqX4pZucEnoR94/4rLHjugp9AZAhg== X-Received: by 2002:aa7:d7d5:0:b0:498:dec8:f41e with SMTP id e21-20020aa7d7d5000000b00498dec8f41emr10740056eds.3.1674134545739; Thu, 19 Jan 2023 05:22:25 -0800 (PST) Received: from eriador.lan (dzccz6yyyyyyyyyyybcwt-3.rev.dnainternet.fi. [2001:14ba:a085:4d00::8a5]) by smtp.gmail.com with ESMTPSA id bt16-20020a0564020a5000b00482e0c55e2bsm15532646edb.93.2023.01.19.05.22.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Jan 2023 05:22:25 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Clark , Sean Paul , Abhinav Kumar , Rob Herring , Krzysztof Kozlowski Cc: Stephen Boyd , David Airlie , Daniel Vetter , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org Subject: [PATCH 4/6] drm/msm/hdmi: make hdmi_phy_8960 OF clk provider Date: Thu, 19 Jan 2023 15:22:17 +0200 Message-Id: <20230119132219.2479775-5-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.39.0 In-Reply-To: <20230119132219.2479775-1-dmitry.baryshkov@linaro.org> References: <20230119132219.2479775-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On MSM8960 the HDMI PHY provides the PLL clock to the MMCC. As we are preparing to convert the MSM8960 to use DT clocks properties (rather than global clock names), register the OF clock provider. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/hdmi/hdmi_pll_8960.c | 15 ++++++++++----- 1 file changed, 10 insertions(+), 5 deletions(-) diff --git a/drivers/gpu/drm/msm/hdmi/hdmi_pll_8960.c b/drivers/gpu/drm/msm/hdmi/hdmi_pll_8960.c index c3e7ff45e52a..cb35a297afbd 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi_pll_8960.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi_pll_8960.c @@ -422,8 +422,7 @@ int msm_hdmi_pll_8960_init(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct hdmi_pll_8960 *pll; - struct clk *clk; - int i; + int i, ret; /* sanity check: */ for (i = 0; i < (ARRAY_SIZE(freqtbl) - 1); i++) @@ -443,10 +442,16 @@ int msm_hdmi_pll_8960_init(struct platform_device *pdev) pll->pdev = pdev; pll->clk_hw.init = &pll_init; - clk = devm_clk_register(dev, &pll->clk_hw); - if (IS_ERR(clk)) { + ret = devm_clk_hw_register(dev, &pll->clk_hw); + if (ret < 0) { DRM_DEV_ERROR(dev, "failed to register pll clock\n"); - return -EINVAL; + return ret; + } + + ret = devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, &pll->clk_hw); + if (ret) { + DRM_DEV_ERROR(dev, "%s: failed to register clk provider: %d\n", __func__, ret); + return ret; } return 0; -- 2.39.0