From: Bjorn Andersson <andersson@kernel.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>,
bhelgaas@google.com, lpieralisi@kernel.org
Cc: kw@linux.com, agross@kernel.org, konrad.dybcio@linaro.org,
mani@kernel.org, robh@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
manivannan.sadhasivam@linaro.org, linux-arm-msm@vger.kernel.org,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v6 1/5] dt-bindings: PCI: qcom: Add SDX65 SoC
Date: Wed, 24 May 2023 21:22:57 -0700 [thread overview]
Message-ID: <20230525042257.merdqif6yuz6ukv4@ripper> (raw)
In-Reply-To: <1684432073-28490-2-git-send-email-quic_rohiagar@quicinc.com>
On Thu, May 18, 2023 at 11:17:49PM +0530, Rohit Agarwal wrote:
> Add PCIe EP compatible string for SDX65 SoC.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Bjorn, Lorenzo, please pick this patch through the PCI tree (to avoid
any merge issues).
Thanks,
Bjorn
> ---
> Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> index b3c22eb..8111122 100644
> --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> @@ -13,6 +13,7 @@ properties:
> compatible:
> enum:
> - qcom,sdx55-pcie-ep
> + - qcom,sdx65-pcie-ep
> - qcom,sm8450-pcie-ep
>
> reg:
> @@ -109,6 +110,7 @@ allOf:
> contains:
> enum:
> - qcom,sdx55-pcie-ep
> + - qcom,sdx65-pcie-ep
> then:
> properties:
> clocks:
> --
> 2.7.4
>
next prev parent reply other threads:[~2023-05-25 4:19 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-18 17:47 [PATCH v6 0/5] Add PCIe EP support for SDX65 Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 1/5] dt-bindings: PCI: qcom: Add SDX65 SoC Rohit Agarwal
2023-05-25 4:22 ` Bjorn Andersson [this message]
2023-05-18 17:47 ` [PATCH v6 2/5] ARM: dts: qcom: sdx65: Add support for PCIe PHY Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 3/5] ARM: dts: qcom: sdx65: Add support for PCIe EP Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 4/5] ARM: dts: qcom: sdx65-mtp: Enable PCIe PHY Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 5/5] ARM: dts: qcom: sdx65-mtp: Enable PCIe EP Rohit Agarwal
2023-05-25 4:54 ` [PATCH v6 0/5] Add PCIe EP support for SDX65 Bjorn Andersson
2023-05-25 22:13 ` Bjorn Helgaas
2023-05-25 23:02 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230525042257.merdqif6yuz6ukv4@ripper \
--to=andersson@kernel.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_rohiagar@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox