* [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support
@ 2023-06-15 18:29 Lucas Tanure
2023-06-15 18:29 ` [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings Lucas Tanure
` (5 more replies)
0 siblings, 6 replies; 25+ messages in thread
From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong,
Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman,
Greg Kroah-Hartman
Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk,
linux-arm-kernel, linux-serial, Lucas Tanure
The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic
Meson T7 SoC family. This chip is not the same as A311D used in Vim3
board.
Work based on Khadas 5.4 branch:
https://github.com/khadas/linux/tree/khadas-vims-5.4.y
Board Features:
- 8GB LPDDR4X 2016MHz
- 32GB eMMC 5.1 storage
- 32MB SPI flash
- 10/100/1000 Base-T Ethernet
- AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1)
- HDMI 2.1 video
- HDMI Input
- 1x USB 2.0 + 1x USB 3.0 ports
- 1x USB-C (power) with USB 2.0 OTG
- 3x LED's (1x red, 1x blue, 1x white)
- 3x buttons (power, function, reset)
- M2 socket with PCIe, USB, ADC & I2C
- 40pin GPIO Header
- 1x micro SD card slot
Lucas Tanure (6):
dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings
dt-bindings: clock: Bindings for Meson T7 clock controller
clk: meson: t7: add peripheral clock controller
dt-bindings: serial: amlogic, meson-uart: support T7
tty: serial: meson: Added T7 SOC compatibility
arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree
.../devicetree/bindings/arm/amlogic.yaml | 7 +
.../bindings/clock/amlogic,mesont7.yaml | 69 +
.../bindings/serial/amlogic,meson-uart.yaml | 1 +
arch/arm64/boot/dts/amlogic/Makefile | 1 +
.../amlogic/meson-t7-a311d2-khadas-vim4.dts | 112 +
arch/arm64/boot/dts/amlogic/meson-t7.dtsi | 202 +
drivers/clk/meson/Kconfig | 17 +
drivers/clk/meson/Makefile | 1 +
drivers/clk/meson/t7.c | 8014 +++++++++++++++++
drivers/clk/meson/t7.h | 235 +
drivers/tty/serial/meson_uart.c | 4 +
include/dt-bindings/clock/mesont7-clkc.h | 487 +
12 files changed, 9150 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml
create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts
create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7.dtsi
create mode 100644 drivers/clk/meson/t7.c
create mode 100644 drivers/clk/meson/t7.h
create mode 100644 include/dt-bindings/clock/mesont7-clkc.h
--
2.41.0
^ permalink raw reply [flat|nested] 25+ messages in thread* [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-15 21:27 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller Lucas Tanure ` (4 subsequent siblings) 5 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Add bindings for the Khadas Vim4 board. Signed-off-by: Lucas Tanure <tanure@linux.com> --- Documentation/devicetree/bindings/arm/amlogic.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/amlogic.yaml b/Documentation/devicetree/bindings/arm/amlogic.yaml index 274ee0890312..1091abbae6a2 100644 --- a/Documentation/devicetree/bindings/arm/amlogic.yaml +++ b/Documentation/devicetree/bindings/arm/amlogic.yaml @@ -159,6 +159,13 @@ properties: - const: amlogic,a311d - const: amlogic,g12b + - description: Boards with the Amlogic Meson t7 A311D2 SoC + items: + - enum: + - khadas,vim4 + - const: amlogic,a311d2 + - const: amlogic,t7 + - description: Boards using the BPI-CM4 module with Amlogic Meson G12B A311D SoC items: - enum: -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings 2023-06-15 18:29 ` [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings Lucas Tanure @ 2023-06-15 21:27 ` Conor Dooley 0 siblings, 0 replies; 25+ messages in thread From: Conor Dooley @ 2023-06-15 21:27 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 1117 bytes --] On Thu, Jun 15, 2023 at 07:29:33PM +0100, Lucas Tanure wrote: > Add bindings for the Khadas Vim4 board. > > Signed-off-by: Lucas Tanure <tanure@linux.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Cheers, Conor. > --- > Documentation/devicetree/bindings/arm/amlogic.yaml | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/amlogic.yaml b/Documentation/devicetree/bindings/arm/amlogic.yaml > index 274ee0890312..1091abbae6a2 100644 > --- a/Documentation/devicetree/bindings/arm/amlogic.yaml > +++ b/Documentation/devicetree/bindings/arm/amlogic.yaml > @@ -159,6 +159,13 @@ properties: > - const: amlogic,a311d > - const: amlogic,g12b > > + - description: Boards with the Amlogic Meson t7 A311D2 SoC > + items: > + - enum: > + - khadas,vim4 > + - const: amlogic,a311d2 > + - const: amlogic,t7 > + > - description: Boards using the BPI-CM4 module with Amlogic Meson G12B A311D SoC > items: > - enum: > -- > 2.41.0 > [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure 2023-06-15 18:29 ` [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-15 19:47 ` Rob Herring 2023-06-15 21:41 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure ` (3 subsequent siblings) 5 siblings, 2 replies; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Add documentation for T7 the clock controller. Signed-off-by: Lucas Tanure <tanure@linux.com> --- .../bindings/clock/amlogic,mesont7.yaml | 69 +++ include/dt-bindings/clock/mesont7-clkc.h | 487 ++++++++++++++++++ 2 files changed, 556 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml create mode 100644 include/dt-bindings/clock/mesont7-clkc.h diff --git a/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml new file mode 100644 index 000000000000..18e7cca0c0e1 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic Meson T7 Clock Controller + +maintainers: + - Lucas Tanure <tanure@linux.com> + +description: | + The Amlogic Meson T7 clock controller generates and supplies clock to + various peripherals within the SoC. + + This binding uses common clock bindings + [1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +properties: + compatible: + const: amlogic,t7-clkc + + reg: + items: + - description: basic registers + - description: pll registers + - description: cpu_clk registers + + reg-names: + items: + - const: basic + - const: pll + - const: cpu_clk + + clocks: + maxItems: 1 + + clock-names: + const: xtal + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock controller node: + - | + clkc: clock-controller { + compatible = "amlogic,t7-clkc"; + #clock-cells = <1>; + reg = <0x0 0x0000 0x00 0x49c>, + <0x0 0x8000 0x00 0x320>, + <0x0 0xe040 0x00 0x0bc>; + reg-names = "basic", "pll", "cpu_clk"; + clocks = <&xtal>; + clock-names = "xtal"; + status = "okay"; + }; + +... diff --git a/include/dt-bindings/clock/mesont7-clkc.h b/include/dt-bindings/clock/mesont7-clkc.h new file mode 100644 index 000000000000..8bc1122b75a7 --- /dev/null +++ b/include/dt-bindings/clock/mesont7-clkc.h @@ -0,0 +1,487 @@ +/* SPDX-License-Identifier: GPL-2.0 OR MIT */ +/* + * Copyright (c) 2019 Amlogic Inc. All rights reserved. + */ + +#ifndef __T7_CLKC_H +#define __T7_CLKC_H + +/* + * CLKID index values + */ + +#define CLKID_FIXED_PLL_DCO 0 +#define CLKID_FIXED_PLL 1 +#define CLKID_SYS_PLL_DCO 2 +#define CLKID_SYS_PLL 3 +#define CLKID_FCLK_DIV2_DIV 4 +#define CLKID_FCLK_DIV2 5 +#define CLKID_FCLK_DIV3_DIV 6 +#define CLKID_FCLK_DIV3 7 +#define CLKID_FCLK_DIV4_DIV 8 +#define CLKID_FCLK_DIV4 9 +#define CLKID_FCLK_DIV5_DIV 10 +#define CLKID_FCLK_DIV5 11 +#define CLKID_FCLK_DIV7_DIV 12 +#define CLKID_FCLK_DIV7 13 +#define CLKID_FCLK_DIV2P5_DIV 14 +#define CLKID_FCLK_DIV2P5 15 +#define CLKID_GP0_PLL_DCO 16 +#define CLKID_GP0_PLL 17 +#define CLKID_GP1_PLL_DCO 18 +#define CLKID_GP1_PLL 19 +#define CLKID_SYS1_PLL_DCO 20 +#define CLKID_SYS1_PLL 21 +#define CLKID_CPU_DYN_CLK 22 +#define CLKID_CPU_CLK 23 +#define CLKID_A73_DYN_CLK 24 +#define CLKID_A73_CLK 25 +#define CLKID_CPU1_CLK 26 +#define CLKID_CPU2_CLK 27 +#define CLKID_CPU3_CLK 28 +#define CLKID_MCLK_PLL_DCO 29 +#define CLKID_MCLK_PRE 30 +#define CLKID_MCLK_PLL 31 + +#define CLKID_PLL_BASE 32 +#define CLKID_HIFI_PLL_DCO (CLKID_PLL_BASE + 0) +#define CLKID_HIFI_PLL (CLKID_PLL_BASE + 1) +#define CLKID_PCIE_PLL_DCO (CLKID_PLL_BASE + 2) +#define CLKID_PCIE_PLL_DCO_DIV2 (CLKID_PLL_BASE + 3) +#define CLKID_PCIE_PLL_OD (CLKID_PLL_BASE + 4) +#define CLKID_PCIE_PLL (CLKID_PLL_BASE + 5) +#define CLKID_HDMI_PLL_DCO (CLKID_PLL_BASE + 6) +#define CLKID_HDMI_PLL_OD (CLKID_PLL_BASE + 7) +#define CLKID_HDMI_PLL (CLKID_PLL_BASE + 8) +#define CLKID_MPLL_50M_DIV (CLKID_PLL_BASE + 9) +#define CLKID_MPLL_50M (CLKID_PLL_BASE + 10) +#define CLKID_MPLL_PREDIV (CLKID_PLL_BASE + 11) +#define CLKID_MPLL0_DIV (CLKID_PLL_BASE + 12) +#define CLKID_MPLL0 (CLKID_PLL_BASE + 13) +#define CLKID_MPLL1_DIV (CLKID_PLL_BASE + 14) +#define CLKID_MPLL1 (CLKID_PLL_BASE + 15) +#define CLKID_MPLL2_DIV (CLKID_PLL_BASE + 16) +#define CLKID_MPLL2 (CLKID_PLL_BASE + 17) +#define CLKID_MPLL3_DIV (CLKID_PLL_BASE + 18) +#define CLKID_MPLL3 (CLKID_PLL_BASE + 19) +#define CLKID_PCIE_BGP (CLKID_PLL_BASE + 20) +#define CLKID_PCIE_HCSL (CLKID_PLL_BASE + 21) + +#define CLKID_BASE (CLKID_PLL_BASE + 22) +#define CLKID_RTC_32K_CLKIN (CLKID_BASE + 0) +#define CLKID_RTC_32K_DIV (CLKID_BASE + 1) +#define CLKID_RTC_32K_XATL (CLKID_BASE + 2) +#define CLKID_RTC_32K_MUX (CLKID_BASE + 3) +#define CLKID_RTC_CLK (CLKID_BASE + 4) +#define CLKID_SYS_CLK_B_MUX (CLKID_BASE + 5) +#define CLKID_SYS_CLK_B_DIV (CLKID_BASE + 6) +#define CLKID_SYS_CLK_B_GATE (CLKID_BASE + 7) +#define CLKID_SYS_CLK_A_MUX (CLKID_BASE + 8) +#define CLKID_SYS_CLK_A_DIV (CLKID_BASE + 9) +#define CLKID_SYS_CLK_A_GATE (CLKID_BASE + 10) +#define CLKID_SYS_CLK (CLKID_BASE + 11) +#define CLKID_CECA_32K_CLKIN (CLKID_BASE + 12) +#define CLKID_CECA_32K_DIV (CLKID_BASE + 13) +#define CLKID_CECA_32K_MUX_PRE (CLKID_BASE + 14) +#define CLKID_CECA_32K_MUX (CLKID_BASE + 15) +#define CLKID_CECA_32K_CLKOUT (CLKID_BASE + 16) +#define CLKID_CECB_32K_CLKIN (CLKID_BASE + 17) +#define CLKID_CECB_32K_DIV (CLKID_BASE + 18) +#define CLKID_CECB_32K_MUX_PRE (CLKID_BASE + 19) +#define CLKID_CECB_32K_MUX (CLKID_BASE + 20) +#define CLKID_CECB_32K_CLKOUT (CLKID_BASE + 21) +#define CLKID_SC_CLK_MUX (CLKID_BASE + 22) +#define CLKID_SC_CLK_DIV (CLKID_BASE + 23) +#define CLKID_SC_CLK_GATE (CLKID_BASE + 24) +#define CLKID_DSPA_CLK_B_MUX (CLKID_BASE + 25) +#define CLKID_DSPA_CLK_B_DIV (CLKID_BASE + 26) +#define CLKID_DSPA_CLK_B_GATE (CLKID_BASE + 27) +#define CLKID_DSPA_CLK_A_MUX (CLKID_BASE + 28) +#define CLKID_DSPA_CLK_A_DIV (CLKID_BASE + 29) +#define CLKID_DSPA_CLK_A_GATE (CLKID_BASE + 30) +#define CLKID_DSPA_CLK (CLKID_BASE + 31) +#define CLKID_24M_CLK_GATE (CLKID_BASE + 32) +#define CLKID_12M_CLK_DIV (CLKID_BASE + 33) +#define CLKID_12M_CLK_GATE (CLKID_BASE + 34) +#define CLKID_25M_CLK_DIV (CLKID_BASE + 35) +#define CLKID_25M_CLK_GATE (CLKID_BASE + 36) +/* Video clks */ +#define CLKID_VID_PLL_DIV (CLKID_BASE + 37) +#define CLKID_VID_PLL_MUX (CLKID_BASE + 38) +#define CLKID_VID_PLL (CLKID_BASE + 39) +#define CLKID_VCLK_MUX (CLKID_BASE + 40) +#define CLKID_VCLK2_MUX (CLKID_BASE + 41) +#define CLKID_VCLK_INPUT (CLKID_BASE + 42) +#define CLKID_VCLK2_INPUT (CLKID_BASE + 43) +#define CLKID_VCLK_DIV (CLKID_BASE + 44) +#define CLKID_VCLK2_DIV (CLKID_BASE + 45) +#define CLKID_VCLK (CLKID_BASE + 46) +#define CLKID_VCLK2 (CLKID_BASE + 47) +#define CLKID_VCLK_DIV1 (CLKID_BASE + 48) +#define CLKID_VCLK_DIV2_EN (CLKID_BASE + 49) +#define CLKID_VCLK_DIV4_EN (CLKID_BASE + 50) +#define CLKID_VCLK_DIV6_EN (CLKID_BASE + 51) +#define CLKID_VCLK_DIV12_EN (CLKID_BASE + 52) +#define CLKID_VCLK2_DIV1 (CLKID_BASE + 53) +#define CLKID_VCLK2_DIV2_EN (CLKID_BASE + 54) +#define CLKID_VCLK2_DIV4_EN (CLKID_BASE + 55) +#define CLKID_VCLK2_DIV6_EN (CLKID_BASE + 56) +#define CLKID_VCLK2_DIV12_EN (CLKID_BASE + 57) +#define CLKID_VCLK_DIV2 (CLKID_BASE + 58) +#define CLKID_VCLK_DIV4 (CLKID_BASE + 59) +#define CLKID_VCLK_DIV6 (CLKID_BASE + 60) +#define CLKID_VCLK_DIV12 (CLKID_BASE + 61) +#define CLKID_VCLK2_DIV2 (CLKID_BASE + 62) +#define CLKID_VCLK2_DIV4 (CLKID_BASE + 63) +#define CLKID_VCLK2_DIV6 (CLKID_BASE + 64) +#define CLKID_VCLK2_DIV12 (CLKID_BASE + 65) +#define CLKID_CTS_ENCI_MUX (CLKID_BASE + 66) +#define CLKID_CTS_ENCP_MUX (CLKID_BASE + 67) +#define CLKID_CTS_VDAC_MUX (CLKID_BASE + 68) +#define CLKID_HDMI_TX_MUX (CLKID_BASE + 69) +#define CLKID_CTS_ENCI (CLKID_BASE + 70) +#define CLKID_CTS_ENCP (CLKID_BASE + 71) +#define CLKID_CTS_VDAC (CLKID_BASE + 72) +#define CLKID_HDMI_TX (CLKID_BASE + 73) +#define CLKID_HDMITX_SYS_MUX (CLKID_BASE + 74) +#define CLKID_HDMITX_SYS_DIV (CLKID_BASE + 75) +#define CLKID_HDMITX_SYS (CLKID_BASE + 76) +#define CLKID_TS_CLK_DIV (CLKID_BASE + 77) +#define CLKID_TS_CLK_GATE (CLKID_BASE + 78) +#define CLKID_MALI_0_SEL (CLKID_BASE + 79) +#define CLKID_MALI_0_DIV (CLKID_BASE + 80) +#define CLKID_MALI_0 (CLKID_BASE + 81) +#define CLKID_MALI_1_SEL (CLKID_BASE + 82) +#define CLKID_MALI_1_DIV (CLKID_BASE + 83) +#define CLKID_MALI_1 (CLKID_BASE + 84) +#define CLKID_MALI_MUX (CLKID_BASE + 85) +#define CLKID_VDEC_P0_MUX (CLKID_BASE + 86) +#define CLKID_VDEC_P0_DIV (CLKID_BASE + 87) +#define CLKID_VDEC_P0 (CLKID_BASE + 88) +#define CLKID_VDEC_P1_MUX (CLKID_BASE + 89) +#define CLKID_VDEC_P1_DIV (CLKID_BASE + 90) +#define CLKID_VDEC_P1 (CLKID_BASE + 91) +#define CLKID_VDEC_MUX (CLKID_BASE + 92) +#define CLKID_HCODEC_P0_MUX (CLKID_BASE + 93) +#define CLKID_HCODEC_P0_DIV (CLKID_BASE + 94) +#define CLKID_HCODEC_P0 (CLKID_BASE + 95) +#define CLKID_HCODEC_P1_MUX (CLKID_BASE + 96) +#define CLKID_HCODEC_P1_DIV (CLKID_BASE + 97) +#define CLKID_HCODEC_P1 (CLKID_BASE + 98) +#define CLKID_HCODEC_MUX (CLKID_BASE + 99) +#define CLKID_HEVCB_P0_MUX (CLKID_BASE + 100) +#define CLKID_HEVCB_P0_DIV (CLKID_BASE + 101) +#define CLKID_HEVCB_P0 (CLKID_BASE + 102) +#define CLKID_HEVCB_P1_MUX (CLKID_BASE + 103) +#define CLKID_HEVCB_P1_DIV (CLKID_BASE + 104) +#define CLKID_HEVCB_P1 (CLKID_BASE + 105) +#define CLKID_HEVCB_MUX (CLKID_BASE + 106) +#define CLKID_HEVCF_P0_MUX (CLKID_BASE + 107) +#define CLKID_HEVCF_P0_DIV (CLKID_BASE + 108) +#define CLKID_HEVCF_P0 (CLKID_BASE + 109) +#define CLKID_HEVCF_P1_MUX (CLKID_BASE + 110) +#define CLKID_HEVCF_P1_DIV (CLKID_BASE + 111) +#define CLKID_HEVCF_P1 (CLKID_BASE + 112) +#define CLKID_HEVCF_MUX (CLKID_BASE + 113) +#define CLKID_WAVE_A_MUX (CLKID_BASE + 114) +#define CLKID_WAVE_A_DIV (CLKID_BASE + 115) +#define CLKID_WAVE_A_GATE (CLKID_BASE + 116) +#define CLKID_WAVE_B_MUX (CLKID_BASE + 117) +#define CLKID_WAVE_B_DIV (CLKID_BASE + 118) +#define CLKID_WAVE_B_GATE (CLKID_BASE + 119) +#define CLKID_WAVE_C_MUX (CLKID_BASE + 120) +#define CLKID_WAVE_C_DIV (CLKID_BASE + 121) +#define CLKID_WAVE_C_GATE (CLKID_BASE + 122) +#define CLKID_VPU_0_MUX (CLKID_BASE + 123) +#define CLKID_VPU_0_DIV (CLKID_BASE + 124) +#define CLKID_VPU_0 (CLKID_BASE + 125) +#define CLKID_VPU_1_MUX (CLKID_BASE + 126) +#define CLKID_VPU_1_DIV (CLKID_BASE + 127) +#define CLKID_VPU_1 (CLKID_BASE + 128) +#define CLKID_VPU (CLKID_BASE + 129) +#define CLKID_VPU_CLKB_TMP_MUX (CLKID_BASE + 130) +#define CLKID_VPU_CLKB_TMP_DIV (CLKID_BASE + 131) +#define CLKID_VPU_CLKB_TMP (CLKID_BASE + 132) +#define CLKID_VPU_CLKB_DIV (CLKID_BASE + 133) +#define CLKID_VPU_CLKB (CLKID_BASE + 134) +#define CLKID_VPU_CLKC_P0_MUX (CLKID_BASE + 135) +#define CLKID_VPU_CLKC_P0_DIV (CLKID_BASE + 136) +#define CLKID_VPU_CLKC_P0 (CLKID_BASE + 137) +#define CLKID_VPU_CLKC_P1_MUX (CLKID_BASE + 138) +#define CLKID_VPU_CLKC_P1_DIV (CLKID_BASE + 139) +#define CLKID_VPU_CLKC_P1 (CLKID_BASE + 140) +#define CLKID_VPU_CLKC_MUX (CLKID_BASE + 141) +#define CLKID_VAPB_0_MUX (CLKID_BASE + 142) +#define CLKID_VAPB_0_DIV (CLKID_BASE + 143) +#define CLKID_VAPB_0 (CLKID_BASE + 144) +#define CLKID_VAPB_1_MUX (CLKID_BASE + 145) +#define CLKID_VAPB_1_DIV (CLKID_BASE + 146) +#define CLKID_VAPB_1 (CLKID_BASE + 147) +#define CLKID_VAPB (CLKID_BASE + 148) +#define CLKID_GE2D (CLKID_BASE + 149) +#define CLKID_VDIN_MEAS_MUX (CLKID_BASE + 150) +#define CLKID_VDIN_MEAS_DIV (CLKID_BASE + 151) +#define CLKID_VDIN_MEAS_GATE (CLKID_BASE + 152) +#define CLKID_DSI_A_MEAS_MUX (CLKID_BASE + 153) +#define CLKID_DSI_A_MEAS_DIV (CLKID_BASE + 154) +#define CLKID_DSI_A_MEAS_GATE (CLKID_BASE + 155) +#define CLKID_DSI_B_MEAS_MUX (CLKID_BASE + 156) +#define CLKID_DSI_B_MEAS_DIV (CLKID_BASE + 157) +#define CLKID_DSI_B_MEAS_GATE (CLKID_BASE + 158) +#define CLKID_DSI0_PHY_MUX (CLKID_BASE + 159) +#define CLKID_DSI0_PHY_DIV (CLKID_BASE + 160) +#define CLKID_DSI0_PHY_GATE (CLKID_BASE + 161) +#define CLKID_DSI1_PHY_MUX (CLKID_BASE + 162) +#define CLKID_DSI1_PHY_DIV (CLKID_BASE + 163) +#define CLKID_DSI1_PHY_GATE (CLKID_BASE + 164) +#define CLKID_VID_LOCK_DIV (CLKID_BASE + 165) +#define CLKID_VID_LOCK (CLKID_BASE + 166) +#define PERI_BASE (CLKID_BASE + 167) +#define CLKID_PWM_A_MUX (PERI_BASE + 0) +#define CLKID_PWM_A_DIV (PERI_BASE + 1) +#define CLKID_PWM_A_GATE (PERI_BASE + 2) +#define CLKID_PWM_B_MUX (PERI_BASE + 3) +#define CLKID_PWM_B_DIV (PERI_BASE + 4) +#define CLKID_PWM_B_GATE (PERI_BASE + 5) +#define CLKID_PWM_C_MUX (PERI_BASE + 6) +#define CLKID_PWM_C_DIV (PERI_BASE + 7) +#define CLKID_PWM_C_GATE (PERI_BASE + 8) +#define CLKID_PWM_D_MUX (PERI_BASE + 9) +#define CLKID_PWM_D_DIV (PERI_BASE + 10) +#define CLKID_PWM_D_GATE (PERI_BASE + 11) +#define CLKID_PWM_E_MUX (PERI_BASE + 12) +#define CLKID_PWM_E_DIV (PERI_BASE + 13) +#define CLKID_PWM_E_GATE (PERI_BASE + 14) +#define CLKID_PWM_F_MUX (PERI_BASE + 15) +#define CLKID_PWM_F_DIV (PERI_BASE + 16) +#define CLKID_PWM_F_GATE (PERI_BASE + 17) +#define CLKID_PWM_AO_A_MUX (PERI_BASE + 18) +#define CLKID_PWM_AO_A_DIV (PERI_BASE + 19) +#define CLKID_PWM_AO_A_GATE (PERI_BASE + 20) +#define CLKID_PWM_AO_B_MUX (PERI_BASE + 21) +#define CLKID_PWM_AO_B_DIV (PERI_BASE + 22) +#define CLKID_PWM_AO_B_GATE (PERI_BASE + 23) +#define CLKID_PWM_AO_C_MUX (PERI_BASE + 24) +#define CLKID_PWM_AO_C_DIV (PERI_BASE + 25) +#define CLKID_PWM_AO_C_GATE (PERI_BASE + 26) +#define CLKID_PWM_AO_D_MUX (PERI_BASE + 27) +#define CLKID_PWM_AO_D_DIV (PERI_BASE + 28) +#define CLKID_PWM_AO_D_GATE (PERI_BASE + 29) +#define CLKID_PWM_AO_E_MUX (PERI_BASE + 30) +#define CLKID_PWM_AO_E_DIV (PERI_BASE + 31) +#define CLKID_PWM_AO_E_GATE (PERI_BASE + 32) +#define CLKID_PWM_AO_F_MUX (PERI_BASE + 33) +#define CLKID_PWM_AO_F_DIV (PERI_BASE + 34) +#define CLKID_PWM_AO_F_GATE (PERI_BASE + 35) +#define CLKID_PWM_AO_G_MUX (PERI_BASE + 36) +#define CLKID_PWM_AO_G_DIV (PERI_BASE + 37) +#define CLKID_PWM_AO_G_GATE (PERI_BASE + 38) +#define CLKID_PWM_AO_H_MUX (PERI_BASE + 39) +#define CLKID_PWM_AO_H_DIV (PERI_BASE + 40) +#define CLKID_PWM_AO_H_GATE (PERI_BASE + 41) +#define CLKID_SPICC0_MUX (PERI_BASE + 42) +#define CLKID_SPICC0_DIV (PERI_BASE + 43) +#define CLKID_SPICC0_GATE (PERI_BASE + 44) +#define CLKID_SPICC1_MUX (PERI_BASE + 45) +#define CLKID_SPICC1_DIV (PERI_BASE + 46) +#define CLKID_SPICC1_GATE (PERI_BASE + 47) +#define CLKID_SPICC2_MUX (PERI_BASE + 48) +#define CLKID_SPICC2_DIV (PERI_BASE + 49) +#define CLKID_SPICC2_GATE (PERI_BASE + 50) +#define CLKID_SPICC3_MUX (PERI_BASE + 51) +#define CLKID_SPICC3_DIV (PERI_BASE + 52) +#define CLKID_SPICC3_GATE (PERI_BASE + 53) +#define CLKID_SPICC4_MUX (PERI_BASE + 54) +#define CLKID_SPICC4_DIV (PERI_BASE + 55) +#define CLKID_SPICC4_GATE (PERI_BASE + 56) +#define CLKID_SPICC5_MUX (PERI_BASE + 57) +#define CLKID_SPICC5_DIV (PERI_BASE + 58) +#define CLKID_SPICC5_GATE (PERI_BASE + 59) +#define CLKID_SD_EMMC_C_CLK_MUX (PERI_BASE + 60) +#define CLKID_SD_EMMC_C_CLK_DIV (PERI_BASE + 61) +#define CLKID_SD_EMMC_C_CLK (PERI_BASE + 62) +#define CLKID_SD_EMMC_A_CLK_MUX (PERI_BASE + 63) +#define CLKID_SD_EMMC_A_CLK_DIV (PERI_BASE + 64) +#define CLKID_SD_EMMC_A_CLK (PERI_BASE + 65) +#define CLKID_SD_EMMC_B_CLK_MUX (PERI_BASE + 66) +#define CLKID_SD_EMMC_B_CLK_DIV (PERI_BASE + 67) +#define CLKID_SD_EMMC_B_CLK (PERI_BASE + 68) +#define CLKID_ETH_RMII_SEL (PERI_BASE + 69) +#define CLKID_ETH_RMII_DIV (PERI_BASE + 70) +#define CLKID_ETH_RMII (PERI_BASE + 71) +#define CLKID_ETH_DIV8 (PERI_BASE + 72) +#define CLKID_ETH_125M (PERI_BASE + 73) +#define CLKID_SARADC_MUX (PERI_BASE + 74) +#define CLKID_SARADC_DIV (PERI_BASE + 75) +#define CLKID_SARADC_GATE (PERI_BASE + 76) +#define CLKID_GEN_MUX (PERI_BASE + 77) +#define CLKID_GEN_DIV (PERI_BASE + 78) +#define CLKID_GEN_GATE (PERI_BASE + 79) + +#define MEDIA_BASE (PERI_BASE + 80) +#define CLKID_DSPB_CLK_B_MUX (MEDIA_BASE + 0) +#define CLKID_DSPB_CLK_B_DIV (MEDIA_BASE + 1) +#define CLKID_DSPB_CLK_B_GATE (MEDIA_BASE + 2) +#define CLKID_DSPB_CLK_A_MUX (MEDIA_BASE + 3) +#define CLKID_DSPB_CLK_A_DIV (MEDIA_BASE + 4) +#define CLKID_DSPB_CLK_A_GATE (MEDIA_BASE + 5) +#define CLKID_DSPB_CLK (MEDIA_BASE + 6) +#define CLKID_MIPI_ISP_MUX (MEDIA_BASE + 7) +#define CLKID_MIPI_ISP_DIV (MEDIA_BASE + 8) +#define CLKID_MIPI_ISP (MEDIA_BASE + 9) +#define CLKID_MIPI_CSI_PHY_SEL0 (MEDIA_BASE + 10) +#define CLKID_MIPI_CSI_PHY_DIV0 (MEDIA_BASE + 11) +#define CLKID_MIPI_CSI_PHY0 (MEDIA_BASE + 12) +#define CLKID_MIPI_CSI_PHY_SEL1 (MEDIA_BASE + 13) +#define CLKID_MIPI_CSI_PHY_DIV1 (MEDIA_BASE + 14) +#define CLKID_MIPI_CSI_PHY1 (MEDIA_BASE + 15) +#define CLKID_MIPI_CSI_PHY_CLK (MEDIA_BASE + 16) +#define CLKID_GDCCLK_0_MUX (MEDIA_BASE + 17) +#define CLKID_GDCCLK_0_DIV (MEDIA_BASE + 18) +#define CLKID_GDCCLK_0 (MEDIA_BASE + 19) +#define CLKID_GDCCLK_1_MUX (MEDIA_BASE + 20) +#define CLKID_GDCCLK_1_DIV (MEDIA_BASE + 21) +#define CLKID_GDCCLK_1 (MEDIA_BASE + 22) +#define CLKID_GDCCLK (MEDIA_BASE + 23) +#define CLKID_GDC_CLK (MEDIA_BASE + 24) +#define CLKID_DEWARPCLK_0_MUX (MEDIA_BASE + 25) +#define CLKID_DEWARPCLK_0_DIV (MEDIA_BASE + 26) +#define CLKID_DEWARPCLK_0 (MEDIA_BASE + 27) +#define CLKID_DEWARPCLK_1_MUX (MEDIA_BASE + 28) +#define CLKID_DEWARPCLK_1_DIV (MEDIA_BASE + 29) +#define CLKID_DEWARPCLK_1 (MEDIA_BASE + 30) +#define CLKID_DEWARPCLK (MEDIA_BASE + 31) +#define CLKID_DEWARP_CLK (MEDIA_BASE + 32) +#define CLKID_ANAKIN_0_MUX (MEDIA_BASE + 33) +#define CLKID_ANAKIN_0_DIV (MEDIA_BASE + 34) +#define CLKID_ANAKIN_0 (MEDIA_BASE + 35) +#define CLKID_ANAKIN_1_MUX (MEDIA_BASE + 36) +#define CLKID_ANAKIN_1_DIV (MEDIA_BASE + 37) +#define CLKID_ANAKIN_1 (MEDIA_BASE + 38) +#define CLKID_ANAKIN (MEDIA_BASE + 39) +#define CLKID_ANAKIN_CLK (MEDIA_BASE + 40) +#define CLKID_HDMITX_PRIF_MUX (MEDIA_BASE + 41) +#define CLKID_HDMITX_PRIF_DIV (MEDIA_BASE + 42) +#define CLKID_HDMITX_PRIF (MEDIA_BASE + 43) +#define CLKID_HDMITX_200M_MUX (MEDIA_BASE + 44) +#define CLKID_HDMITX_200M_DIV (MEDIA_BASE + 45) +#define CLKID_HDMITX_200M (MEDIA_BASE + 46) +#define CLKID_HDMITX_AUD_MUX (MEDIA_BASE + 47) +#define CLKID_HDMITX_AUD_DIV (MEDIA_BASE + 48) +#define CLKID_HDMITX_AUD (MEDIA_BASE + 49) +#define CLKID_HDMIRX_2M_MUX (MEDIA_BASE + 50) +#define CLKID_HDMIRX_2M_DIV (MEDIA_BASE + 51) +#define CLKID_HDMIRX_2M (MEDIA_BASE + 52) +#define CLKID_HDMIRX_5M_MUX (MEDIA_BASE + 53) +#define CLKID_HDMIRX_5M_DIV (MEDIA_BASE + 54) +#define CLKID_HDMIRX_5M (MEDIA_BASE + 55) +#define CLKID_HDMIRX_CFG_MUX (MEDIA_BASE + 56) +#define CLKID_HDMIRX_CFG_DIV (MEDIA_BASE + 57) +#define CLKID_HDMIRX_CFG (MEDIA_BASE + 58) +#define CLKID_HDMIRX_HDCP_MUX (MEDIA_BASE + 59) +#define CLKID_HDMIRX_HDCP_DIV (MEDIA_BASE + 60) +#define CLKID_HDMIRX_HDCP (MEDIA_BASE + 61) +#define CLKID_HDMIRX_AUD_PLL_MUX (MEDIA_BASE + 62) +#define CLKID_HDMIRX_AUD_PLL_DIV (MEDIA_BASE + 63) +#define CLKID_HDMIRX_AUD_PLL (MEDIA_BASE + 64) +#define CLKID_HDMIRX_ACR_MUX (MEDIA_BASE + 65) +#define CLKID_HDMIRX_ACR_DIV (MEDIA_BASE + 66) +#define CLKID_HDMIRX_ACR (MEDIA_BASE + 67) +#define CLKID_HDMIRX_METER_MUX (MEDIA_BASE + 68) +#define CLKID_HDMIRX_METER_DIV (MEDIA_BASE + 69) +#define CLKID_HDMIRX_METER (MEDIA_BASE + 70) +#define CLKID_MCLK_0_SEL (MEDIA_BASE + 71) +#define CLKID_MCLK_0_DIV2 (MEDIA_BASE + 72) +#define CLKID_MCLK_0_PRE (MEDIA_BASE + 73) +#define CLKID_MCLK_0 (MEDIA_BASE + 74) +#define CLKID_MCLK_1_SEL (MEDIA_BASE + 75) +#define CLKID_MCLK_1_DIV2 (MEDIA_BASE + 76) +#define CLKID_MCLK_1_PRE (MEDIA_BASE + 77) +#define CLKID_MCLK_1 (MEDIA_BASE + 78) + +#define SYS_BASE (MEDIA_BASE + 79) +#define CLKID_DDR (SYS_BASE + 0) +#define CLKID_DOS (SYS_BASE + 1) +#define CLKID_ETHPHY (SYS_BASE + 2) +#define CLKID_MALI (SYS_BASE + 3) +#define CLKID_TS_A53 (SYS_BASE + 4) +#define CLKID_TS_A73 (SYS_BASE + 5) +#define CLKID_CEC (SYS_BASE + 6) +#define CLKID_SD_EMMC_A (SYS_BASE + 7) +#define CLKID_SD_EMMC_B (SYS_BASE + 8) +#define CLKID_SD_EMMC_C (SYS_BASE + 9) +#define CLKID_SMARTCARD (SYS_BASE + 10) +#define CLKID_ACODEC (SYS_BASE + 11) +#define CLKID_SPIFC (SYS_BASE + 12) +#define CLKID_MSR_CLK (SYS_BASE + 13) +#define CLKID_IR_CTRL (SYS_BASE + 14) +#define CLKID_AUDIO (SYS_BASE + 15) +#define CLKID_ETH (SYS_BASE + 16) +#define CLKID_UART_A (SYS_BASE + 17) +#define CLKID_UART_B (SYS_BASE + 18) +#define CLKID_UART_C (SYS_BASE + 19) +#define CLKID_UART_D (SYS_BASE + 20) +#define CLKID_UART_E (SYS_BASE + 21) +#define CLKID_AIFIFO (SYS_BASE + 22) +#define CLKID_TS_DDR (SYS_BASE + 23) +#define CLKID_TS_PLL (SYS_BASE + 24) +#define CLKID_G2D (SYS_BASE + 25) +#define CLKID_SPICC0 (SYS_BASE + 26) +#define CLKID_SPICC1 (SYS_BASE + 27) +#define CLKID_PCIE (SYS_BASE + 28) +#define CLKID_USB (SYS_BASE + 29) +#define CLKID_PCIE_PHY (SYS_BASE + 30) +#define CLKID_I2C_M_A (SYS_BASE + 31) +#define CLKID_I2C_M_B (SYS_BASE + 32) +#define CLKID_I2C_M_C (SYS_BASE + 33) +#define CLKID_I2C_M_D (SYS_BASE + 34) +#define CLKID_I2C_M_E (SYS_BASE + 35) +#define CLKID_I2C_M_F (SYS_BASE + 36) +#define CLKID_HDMITX_APB (SYS_BASE + 37) +#define CLKID_I2C_S_A (SYS_BASE + 38) +#define CLKID_USB1_TO_DDR (SYS_BASE + 39) +#define CLKID_AOCPU (SYS_BASE + 40) +#define CLKID_MMC_APB (SYS_BASE + 41) +#define CLKID_RSA (SYS_BASE + 42) +#define CLKID_AUCPU (SYS_BASE + 43) +#define CLKID_DSPA (SYS_BASE + 44) +#define CLKID_VPU_INTR (SYS_BASE + 45) +#define CLKID_SAR_ADC (SYS_BASE + 46) +#define CLKID_GIC (SYS_BASE + 47) +#define CLKID_PWM_AB (SYS_BASE + 48) +#define CLKID_PWM_CD (SYS_BASE + 49) +#define CLKID_PWM_EF (SYS_BASE + 50) +#define CLKID_PWM_GH (SYS_BASE + 51) +#define CLKID_PWM_AO_AB (SYS_BASE + 52) +#define CLKID_MIPI_DSI_A (SYS_BASE + 53) +#define CLKID_MIPI_DSI_B (SYS_BASE + 54) +#define CLKID_GDC (SYS_BASE + 55) +#define CLKID_DESWARP (SYS_BASE + 56) +#define CLKID_AMPIPE_NAND (SYS_BASE + 57) +#define CLKID_AMPIPE_ETH (SYS_BASE + 58) +#define CLKID_AM2AXI0 (SYS_BASE + 59) +#define CLKID_AM2AXI1 (SYS_BASE + 60) +#define CLKID_AM2AXI2 (SYS_BASE + 61) +#define CLKID_PWM_AO_CD (SYS_BASE + 62) +#define CLKID_PWM_AO_EF (SYS_BASE + 63) +#define CLKID_PWM_AO_GH (SYS_BASE + 64) +#define CLKID_TS_NNA (SYS_BASE + 65) +#define CLKID_TS_GPU (SYS_BASE + 66) +#define CLKID_TS_HEVC (SYS_BASE + 67) +#define CLKID_DSPB (SYS_BASE + 68) +#define CLKID_SPICC2 (SYS_BASE + 69) +#define CLKID_SPICC3 (SYS_BASE + 70) +#define CLKID_SPICC4 (SYS_BASE + 71) +#define CLKID_SPICC5 (SYS_BASE + 72) +#define CLKID_I2C_AO_A (SYS_BASE + 73) +#define CLKID_I2C_AO_B (SYS_BASE + 74) +#define CLKID_UART_F (SYS_BASE + 75) +#define CLKID_MIPI_ISP_PCLK (SYS_BASE + 76) +#define CLKID_HDMIRX_PCLK (SYS_BASE + 77) +#define CLKID_PCLK_SYS_CPU_APB (SYS_BASE + 78) +#define CLKID_A73PCLK_CPU_APB (SYS_BASE + 79) +#define CLKID_TS_VPU (SYS_BASE + 80) + +#define NR_CLKS (SYS_BASE + 81) + +#endif /* __T7_CLKC_H */ -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller 2023-06-15 18:29 ` [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller Lucas Tanure @ 2023-06-15 19:47 ` Rob Herring 2023-06-15 21:41 ` Conor Dooley 1 sibling, 0 replies; 25+ messages in thread From: Rob Herring @ 2023-06-15 19:47 UTC (permalink / raw) To: Lucas Tanure Cc: linux-amlogic, Artem, Jerome Brunet, linux-serial, Stephen Boyd, Neil Armstrong, linux-kernel, linux-clk, Kevin Hilman, Rob Herring, Greg Kroah-Hartman, Krzysztof Kozlowski, devicetree, Michael Turquette, Nick, Conor Dooley, linux-arm-kernel On Thu, 15 Jun 2023 19:29:34 +0100, Lucas Tanure wrote: > Add documentation for T7 the clock controller. > > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > .../bindings/clock/amlogic,mesont7.yaml | 69 +++ > include/dt-bindings/clock/mesont7-clkc.h | 487 ++++++++++++++++++ > 2 files changed, 556 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > create mode 100644 include/dt-bindings/clock/mesont7-clkc.h > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: dtschema/dtc warnings/errors: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml: $id: Cannot determine base path from $id, relative path/filename doesn't match actual path or filename $id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml file: /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml Documentation/devicetree/bindings/clock/amlogic,mesont7.example.dts:18.32-28.11: Warning (unit_address_vs_reg): /example-0/clock-controller: node has a reg or ranges property, but no unit name /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/clock/amlogic,mesont7.example.dtb: clock-controller: reg: [[0, 0], [0, 1180], [0, 32768], [0, 800], [0, 57408], [0, 188]] is too long from schema $id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml# doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20230615182938.18487-3-tanure@linux.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller 2023-06-15 18:29 ` [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller Lucas Tanure 2023-06-15 19:47 ` Rob Herring @ 2023-06-15 21:41 ` Conor Dooley 2023-06-18 17:39 ` Lucas Tanure 1 sibling, 1 reply; 25+ messages in thread From: Conor Dooley @ 2023-06-15 21:41 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 3184 bytes --] Hey Lucas, On Thu, Jun 15, 2023 at 07:29:34PM +0100, Lucas Tanure wrote: > Add documentation for T7 the clock controller. Other than the bot's complaint, few comments for ya. > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > .../bindings/clock/amlogic,mesont7.yaml | 69 +++ > include/dt-bindings/clock/mesont7-clkc.h | 487 ++++++++++++++++++ > 2 files changed, 556 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > create mode 100644 include/dt-bindings/clock/mesont7-clkc.h > > diff --git a/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > new file mode 100644 > index 000000000000..18e7cca0c0e1 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml The filename should match the compatible - please test the bindings, dt_binding_check will complain. > @@ -0,0 +1,69 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml# and this should match the filename > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Amlogic Meson T7 Clock Controller > + > +maintainers: > + - Lucas Tanure <tanure@linux.com> > + > +description: | > + The Amlogic Meson T7 clock controller generates and supplies clock to > + various peripherals within the SoC. > + > + This binding uses common clock bindings > + [1] Documentation/devicetree/bindings/clock/clock-bindings.txt This doesn't add anything as you're adding a yaml binding. I'd drop it (and the | from description: since you would no longer have formatting to preserve). > + > +properties: > + compatible: > + const: amlogic,t7-clkc > + > + reg: > + items: > + - description: basic registers What does "basic registers" mean? I think you should be more specific in your description. > + - description: pll registers > + - description: cpu_clk registers > + > + reg-names: > + items: > + - const: basic > + - const: pll > + - const: cpu_clk > + > + clocks: > + maxItems: 1 > + > + clock-names: > + const: xtal > + > + '#clock-cells': > + const: 1 > + > +required: > + - compatible > + - reg > + - reg-names > + - clocks > + - clock-names > + - '#clock-cells' > + > +additionalProperties: false > + > +examples: > + # Clock controller node: > + - | > + clkc: clock-controller { The comment above and the node name here can be dropped. You do however need to change "clock-controller" to "clock-controller@<addr>". > + compatible = "amlogic,t7-clkc"; > + #clock-cells = <1>; > + reg = <0x0 0x0000 0x00 0x49c>, > + <0x0 0x8000 0x00 0x320>, > + <0x0 0xe040 0x00 0x0bc>; Drop the 0x0 stuff from here. > + reg-names = "basic", "pll", "cpu_clk"; > + clocks = <&xtal>; > + clock-names = "xtal"; > + status = "okay"; status can be dropped, okay is the default. Cheers, Conor. [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller 2023-06-15 21:41 ` Conor Dooley @ 2023-06-18 17:39 ` Lucas Tanure 2023-06-18 19:16 ` Conor Dooley 0 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:39 UTC (permalink / raw) To: Conor Dooley Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Thu, Jun 15, 2023 at 10:41 PM Conor Dooley <conor@kernel.org> wrote: > > Hey Lucas, > > On Thu, Jun 15, 2023 at 07:29:34PM +0100, Lucas Tanure wrote: > > Add documentation for T7 the clock controller. > > Other than the bot's complaint, few comments for ya. > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > --- > > .../bindings/clock/amlogic,mesont7.yaml | 69 +++ > > include/dt-bindings/clock/mesont7-clkc.h | 487 ++++++++++++++++++ > > 2 files changed, 556 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > create mode 100644 include/dt-bindings/clock/mesont7-clkc.h > > > > diff --git a/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > new file mode 100644 > > index 000000000000..18e7cca0c0e1 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > The filename should match the compatible - please test the bindings, > dt_binding_check will complain. > > > @@ -0,0 +1,69 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml# > > and this should match the filename > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Amlogic Meson T7 Clock Controller > > + > > +maintainers: > > + - Lucas Tanure <tanure@linux.com> > > + > > +description: | > > + The Amlogic Meson T7 clock controller generates and supplies clock to > > + various peripherals within the SoC. > > + > > + This binding uses common clock bindings > > + [1] Documentation/devicetree/bindings/clock/clock-bindings.txt > > This doesn't add anything as you're adding a yaml binding. I'd drop it > (and the | from description: since you would no longer have formatting > to preserve). > > > + > > +properties: > > + compatible: > > + const: amlogic,t7-clkc > > + > > + reg: > > + items: > > + - description: basic registers > > What does "basic registers" mean? I think you should be more specific in > your description. > > > + - description: pll registers > > + - description: cpu_clk registers > > + > > + reg-names: > > + items: > > + - const: basic > > + - const: pll > > + - const: cpu_clk > > + > > + clocks: > > + maxItems: 1 > > + > > + clock-names: > > + const: xtal > > + > > + '#clock-cells': > > + const: 1 > > + > > +required: > > + - compatible > > + - reg > > + - reg-names > > + - clocks > > + - clock-names > > + - '#clock-cells' > > + > > +additionalProperties: false > > + > > +examples: > > + # Clock controller node: > > + - | > > + clkc: clock-controller { > > The comment above and the node name here can be dropped. > You do however need to change "clock-controller" to > "clock-controller@<addr>". > > > + compatible = "amlogic,t7-clkc"; > > + #clock-cells = <1>; > > + reg = <0x0 0x0000 0x00 0x49c>, > > + <0x0 0x8000 0x00 0x320>, > > + <0x0 0xe040 0x00 0x0bc>; > > Drop the 0x0 stuff from here. > > > + reg-names = "basic", "pll", "cpu_clk"; > > + clocks = <&xtal>; > > + clock-names = "xtal"; > > + status = "okay"; > > status can be dropped, okay is the default. > > Cheers, > Conor. > I will drop this patch for now, wait for the S4 clock driver to be upstreamed, and use that as a base. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller 2023-06-18 17:39 ` Lucas Tanure @ 2023-06-18 19:16 ` Conor Dooley 0 siblings, 0 replies; 25+ messages in thread From: Conor Dooley @ 2023-06-18 19:16 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 3951 bytes --] On Sun, Jun 18, 2023 at 06:39:17PM +0100, Lucas Tanure wrote: > On Thu, Jun 15, 2023 at 10:41 PM Conor Dooley <conor@kernel.org> wrote: > > > > Hey Lucas, > > > > On Thu, Jun 15, 2023 at 07:29:34PM +0100, Lucas Tanure wrote: > > > Add documentation for T7 the clock controller. > > > > Other than the bot's complaint, few comments for ya. > > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > > --- > > > .../bindings/clock/amlogic,mesont7.yaml | 69 +++ > > > include/dt-bindings/clock/mesont7-clkc.h | 487 ++++++++++++++++++ > > > 2 files changed, 556 insertions(+) > > > create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > > create mode 100644 include/dt-bindings/clock/mesont7-clkc.h > > > > > > diff --git a/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > > new file mode 100644 > > > index 000000000000..18e7cca0c0e1 > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/clock/amlogic,mesont7.yaml > > > > The filename should match the compatible - please test the bindings, > > dt_binding_check will complain. > > > > > @@ -0,0 +1,69 @@ > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > +%YAML 1.2 > > > +--- > > > +$id: http://devicetree.org/schemas/clock/amlogic,mesont7-clk.yaml# > > > > and this should match the filename > > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > + > > > +title: Amlogic Meson T7 Clock Controller > > > + > > > +maintainers: > > > + - Lucas Tanure <tanure@linux.com> > > > + > > > +description: | > > > + The Amlogic Meson T7 clock controller generates and supplies clock to > > > + various peripherals within the SoC. > > > + > > > + This binding uses common clock bindings > > > + [1] Documentation/devicetree/bindings/clock/clock-bindings.txt > > > > This doesn't add anything as you're adding a yaml binding. I'd drop it > > (and the | from description: since you would no longer have formatting > > to preserve). > > > > > + > > > +properties: > > > + compatible: > > > + const: amlogic,t7-clkc > > > + > > > + reg: > > > + items: > > > + - description: basic registers > > > > What does "basic registers" mean? I think you should be more specific in > > your description. > > > > > + - description: pll registers > > > + - description: cpu_clk registers > > > + > > > + reg-names: > > > + items: > > > + - const: basic > > > + - const: pll > > > + - const: cpu_clk > > > + > > > + clocks: > > > + maxItems: 1 > > > + > > > + clock-names: > > > + const: xtal > > > + > > > + '#clock-cells': > > > + const: 1 > > > + > > > +required: > > > + - compatible > > > + - reg > > > + - reg-names > > > + - clocks > > > + - clock-names > > > + - '#clock-cells' > > > + > > > +additionalProperties: false > > > + > > > +examples: > > > + # Clock controller node: > > > + - | > > > + clkc: clock-controller { > > > > The comment above and the node name here can be dropped. > > You do however need to change "clock-controller" to > > "clock-controller@<addr>". > > > > > + compatible = "amlogic,t7-clkc"; > > > + #clock-cells = <1>; > > > + reg = <0x0 0x0000 0x00 0x49c>, > > > + <0x0 0x8000 0x00 0x320>, > > > + <0x0 0xe040 0x00 0x0bc>; > > > > Drop the 0x0 stuff from here. > > > > > + reg-names = "basic", "pll", "cpu_clk"; > > > + clocks = <&xtal>; > > > + clock-names = "xtal"; > > > + status = "okay"; > > > > status can be dropped, okay is the default. > > > > Cheers, > > Conor. > > > I will drop this patch for now, wait for the S4 clock driver to be > upstreamed, and use that as a base. Why? Is the t7-clkc IP the same or very similar to the S4? [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH 3/6] clk: meson: t7: add peripheral clock controller 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure 2023-06-15 18:29 ` [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings Lucas Tanure 2023-06-15 18:29 ` [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-16 7:21 ` Jerome Brunet ` (2 more replies) 2023-06-15 18:29 ` [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 Lucas Tanure ` (2 subsequent siblings) 5 siblings, 3 replies; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Add the peripheral clock controller found in the T7 SoC family Signed-off-by: Lucas Tanure <tanure@linux.com> --- drivers/clk/meson/Kconfig | 17 + drivers/clk/meson/Makefile | 1 + drivers/clk/meson/t7.c | 8014 ++++++++++++++++++++++++++++++++++++ drivers/clk/meson/t7.h | 235 ++ 4 files changed, 8267 insertions(+) create mode 100644 drivers/clk/meson/t7.c create mode 100644 drivers/clk/meson/t7.h diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index fc002c155bc3..32813e3f919e 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -115,4 +115,21 @@ config COMMON_CLK_G12A help Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2 devices, aka g12a. Say Y if you want peripherals to work. + +config COMMON_CLK_T7 + bool "T7 clock controllers support" + depends on ARM64 + default y + select COMMON_CLK_MESON_REGMAP + select COMMON_CLK_MESON_DUALDIV + select COMMON_CLK_MESON_MPLL + select COMMON_CLK_MESON_PLL + select COMMON_CLK_MESON_AO_CLKC + select COMMON_CLK_MESON_EE_CLKC + select COMMON_CLK_MESON_CPU_DYNDIV + select COMMON_CLK_MESON_VID_PLL_DIV + select MFD_SYSCON + help + Support for the clock controller on Amlogic A113D2 devices, + aka meson t7. Say Y if you want peripherals to work. endmenu diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile index 6eca2a406ee3..b6ae796ecd06 100644 --- a/drivers/clk/meson/Makefile +++ b/drivers/clk/meson/Makefile @@ -19,3 +19,4 @@ obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) += axg-audio.o obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o obj-$(CONFIG_COMMON_CLK_G12A) += g12a.o g12a-aoclk.o obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o meson8-ddr.o +obj-$(CONFIG_COMMON_CLK_T7) += t7.o diff --git a/drivers/clk/meson/t7.c b/drivers/clk/meson/t7.c new file mode 100644 index 000000000000..0877ad4d9ea5 --- /dev/null +++ b/drivers/clk/meson/t7.c @@ -0,0 +1,8014 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Amlogic Meson-T7 Clock Controller Driver + * + * Copyright (c) 2018 Amlogic, inc. + */ + +#include <linux/clk-provider.h> +#include <linux/init.h> +#include <linux/of_device.h> +#include <linux/platform_device.h> +#include <linux/clk.h> +#include <linux/module.h> +#include <linux/of_address.h> + +#include "clk-mpll.h" +#include "clk-pll.h" +#include "clk-regmap.h" +#include "clk-cpu-dyndiv.h" +#include "vid-pll-div.h" +#include "clk-dualdiv.h" +#include "t7.h" +#include <dt-bindings/clock/mesont7-clkc.h> + +static DEFINE_SPINLOCK(meson_clk_lock); + +static struct clk_regmap t7_fixed_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_FIXPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_FIXPLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_FIXPLL_CTRL0, + .shift = 10, + .width = 5, + }, + .frac = { + .reg_off = ANACTRL_FIXPLL_CTRL1, + .shift = 0, + .width = 19, + }, + .l = { + .reg_off = ANACTRL_FIXPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_FIXPLL_CTRL0, + .shift = 29, + .width = 1, + }, + }, + .hw.init = &(struct clk_init_data){ + .name = "fixed_pll_dco", + .ops = &meson_clk_pll_ro_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_fixed_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_FIXPLL_CTRL0, + .shift = 16, + .width = 2, + .flags = CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init = &(struct clk_init_data){ + .name = "fixed_pll", + .ops = &clk_regmap_divider_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fixed_pll_dco.hw + }, + .num_parents = 1, + /* + * This clock won't ever change at runtime so + * CLK_SET_RATE_PARENT is not required + */ + .flags = CLK_IS_CRITICAL | CLK_GET_RATE_NOCACHE, + }, +}; + +static const struct clk_ops meson_pll_clk_no_ops = {}; + +/* + * the sys pll DCO value should be 3G~6G, + * otherwise the sys pll can not lock. + * od is for 32 bit. + */ +static const struct pll_params_table t7_sys_pll_params_table[] = { + PLL_PARAMS(67, 1), /*DCO=1608M OD=1608MM*/ + PLL_PARAMS(71, 1), /*DCO=1704MM OD=1704M*/ + PLL_PARAMS(75, 1), /*DCO=1800M OD=1800M*/ + PLL_PARAMS(126, 1), /*DCO=3024 OD=1512M*/ + PLL_PARAMS(116, 1), /*DCO=2784 OD=1392M*/ + PLL_PARAMS(118, 1), /*DCO=2832M OD=1416M*/ + PLL_PARAMS(100, 1), /*DCO=2400M OD=1200M*/ + PLL_PARAMS(79, 1), /*DCO=1896M OD=1896M*/ + PLL_PARAMS(80, 1), /*DCO=1920M OD=1920M*/ + PLL_PARAMS(84, 1), /*DCO=2016M OD=2016M*/ + PLL_PARAMS(92, 1), /*DCO=2208M OD=2208M*/ + { /* sentinel */ } +}; + +static struct clk_regmap t7_sys_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_SYS0PLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_SYS0PLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_SYS0PLL_CTRL0, + .shift = 16, + .width = 5, + }, + .table = t7_sys_pll_params_table, + .l = { + .reg_off = ANACTRL_SYS0PLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_SYS0PLL_CTRL0, + .shift = 29, + .width = 1, + }, + }, + .hw.init = &(struct clk_init_data){ + .name = "sys_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + /* This clock feeds the CPU, avoid disabling it */ + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_regmap t7_sys1_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_SYS1PLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_SYS1PLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_SYS1PLL_CTRL0, + .shift = 16, + .width = 5, + }, + .table = t7_sys_pll_params_table, + .l = { + .reg_off = ANACTRL_SYS1PLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_SYS1PLL_CTRL0, + .shift = 29, + .width = 1, + }, + }, + .hw.init = &(struct clk_init_data){ + .name = "sys1_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + /* This clock feeds the CPU, avoid disabling it */ + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_regmap t7_sys_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_SYS0PLL_CTRL0, + .shift = 12, + .width = 3, + .flags = CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init = &(struct clk_init_data){ + .name = "sys_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sys_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sys1_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_SYS1PLL_CTRL0, + .shift = 12, + .width = 3, + .flags = CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init = &(struct clk_init_data){ + .name = "sys1_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sys1_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_fixed_factor t7_fclk_div2_div = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div2_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div2 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div2_div.hw + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_fixed_factor t7_fclk_div3_div = { + .mult = 1, + .div = 3, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div3_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div3 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 20, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div3", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div3_div.hw + }, + .num_parents = 1, + /* + * This clock is used by the resident firmware and is required + * by the platform to operate correctly. + * Until the following condition are met, we need this clock to + * be marked as critical: + * a) Mark the clock used by a firmware resource, if possible + * b) CCF has a clock hand-off mechanism to make the sure the + * clock stays on until the proper driver comes along + */ + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_fixed_factor t7_fclk_div4_div = { + .mult = 1, + .div = 4, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div4_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div4 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 21, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div4", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div4_div.hw + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_fixed_factor t7_fclk_div5_div = { + .mult = 1, + .div = 5, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div5_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div5 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 22, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div5", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div5_div.hw + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_fixed_factor t7_fclk_div7_div = { + .mult = 1, + .div = 7, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div7_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div7 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 23, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div7", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div7_div.hw + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL, + }, +}; + +static struct clk_fixed_factor t7_fclk_div2p5_div = { + .mult = 2, + .div = 5, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div2p5_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fixed_pll.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_fclk_div2p5 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_FIXPLL_CTRL1, + .bit_idx = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "fclk_div2p5", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div2p5_div.hw + }, + .num_parents = 1, + .flags = CLK_IS_CRITICAL, + }, +}; + +static const struct pll_params_table t7_gp0_pll_table[] = { + PLL_PARAMS(141, 1), /* DCO = 3384M OD = 2 PLL = 846M */ + PLL_PARAMS(132, 1), /* DCO = 3168M OD = 2 PLL = 792M */ + PLL_PARAMS(248, 1), /* DCO = 5952M OD = 3 PLL = 744M */ + PLL_PARAMS(96, 1), /* DCO = 2304M OD = 1 PLL = 1152M */ + { /* sentinel */ } +}; + +/* + * Internal gp0 pll emulation configuration parameters + */ +static const struct reg_sequence t7_gp0_init_regs[] = { + { .reg = ANACTRL_GP0PLL_CTRL1, .def = 0x00000000 }, + { .reg = ANACTRL_GP0PLL_CTRL2, .def = 0x00000000 }, + { .reg = ANACTRL_GP0PLL_CTRL3, .def = 0x48681c00 }, + { .reg = ANACTRL_GP0PLL_CTRL4, .def = 0x88770290 }, + { .reg = ANACTRL_GP0PLL_CTRL5, .def = 0x3927200a }, + { .reg = ANACTRL_GP0PLL_CTRL6, .def = 0x56540000 } +}; + +static struct clk_regmap t7_gp0_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_GP0PLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_GP0PLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_GP0PLL_CTRL0, + .shift = 10, + .width = 5, + }, + .frac = { + .reg_off = ANACTRL_GP0PLL_CTRL1, + .shift = 0, + .width = 19, + }, + .l = { + .reg_off = ANACTRL_GP0PLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_GP0PLL_CTRL0, + .shift = 29, + .width = 1, + }, + .table = t7_gp0_pll_table, + .init_regs = t7_gp0_init_regs, + .init_count = ARRAY_SIZE(t7_gp0_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "gp0_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_gp0_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_GP0PLL_CTRL0, + .shift = 16, + .width = 3, + .flags = (CLK_DIVIDER_POWER_OF_TWO | + CLK_DIVIDER_ROUND_CLOSEST), + }, + .hw.init = &(struct clk_init_data){ + .name = "gp0_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gp0_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static const struct pll_params_table t7_gp1_pll_table[] = { + PLL_PARAMS(100, 1), /*DCO=4800M OD=1200M*/ + PLL_PARAMS(125, 1), /*DCO=3000M OD=1500M*/ + { /* sentinel */ } +}; + +static const struct reg_sequence t7_gp1_init_regs[] = { + { .reg = ANACTRL_GP1PLL_CTRL1, .def = 0x1420500f }, + { .reg = ANACTRL_GP1PLL_CTRL2, .def = 0x00023001 }, + { .reg = ANACTRL_GP1PLL_CTRL3, .def = 0x0, .delay_us = 20 }, +}; + +static struct clk_regmap t7_gp1_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_GP1PLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_GP1PLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_GP1PLL_CTRL0, + .shift = 16, + .width = 5, + }, + .l = { + .reg_off = ANACTRL_GP1PLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_GP1PLL_CTRL0, + .shift = 29, + .width = 1, + }, + .table = t7_gp1_pll_table, + .init_regs = t7_gp1_init_regs, + .init_count = ARRAY_SIZE(t7_gp1_init_regs) + }, + .hw.init = &(struct clk_init_data){ + .name = "gp1_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + /* This clock feeds the DSU, avoid disabling it */ + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_gp1_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_GP1PLL_CTRL0, + .shift = 12, + .width = 3, + .flags = (CLK_DIVIDER_POWER_OF_TWO | + CLK_DIVIDER_ROUND_CLOSEST), + }, + .hw.init = &(struct clk_init_data){ + .name = "gp1_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gp1_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static const struct pll_params_table t7_mclk_pll_table[] = { + PLL_PARAMS(99, 1), /* DCO = 2376M OD = 1 PLL = 1152M */ + PLL_PARAMS(100, 1), /* DCO = 2400M */ + { /* sentinel */ } +}; + +static const struct reg_sequence t7_mclk_init_regs[] = { + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x20011064, .delay_us = 20 }, + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x30011064 }, + { .reg = ANACTRL_MCLK_PLL_CNTL1, .def = 0x1470500f }, + { .reg = ANACTRL_MCLK_PLL_CNTL2, .def = 0x00023041 }, + { .reg = ANACTRL_MCLK_PLL_CNTL3, .def = 0x18180000 }, + { .reg = ANACTRL_MCLK_PLL_CNTL4, .def = 0x00180303 }, + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x10011064, .delay_us = 20 }, + { .reg = ANACTRL_MCLK_PLL_CNTL2, .def = 0x00023001, .delay_us = 20 } +}; + +static struct clk_regmap t7_mclk_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_MCLK_PLL_CNTL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_MCLK_PLL_CNTL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_MCLK_PLL_CNTL0, + .shift = 16, + .width = 5, + }, + .l = { + .reg_off = ANACTRL_MCLK_PLL_CNTL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_MCLK_PLL_CNTL0, + .shift = 29, + .width = 1, + }, + .table = t7_mclk_pll_table, + .init_regs = t7_mclk_init_regs, + .init_count = ARRAY_SIZE(t7_mclk_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "mclk_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_IGNORE_UNUSED + }, +}; + +/* max div is 16 */ +static const struct clk_div_table mclk_div[] = { + { .val = 0, .div = 1 }, + { .val = 1, .div = 2 }, + { .val = 2, .div = 4 }, + { .val = 3, .div = 8 }, + { .val = 4, .div = 16 }, + { /* sentinel */ } +}; + +static struct clk_regmap t7_mclk_pre_od = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_MCLK_PLL_CNTL0, + .shift = 12, + .width = 3, + .table = mclk_div, + }, + .hw.init = &(struct clk_init_data){ + .name = "mclk_pre_od", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .shift = 16, + .width = 5, + .flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST | CLK_DIVIDER_ALLOW_ZERO, + }, + .hw.init = &(struct clk_init_data){ + .name = "mclk_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_pre_od.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +/*a53 cpu_clk, get the table from ucode */ +static struct clk_regmap t7_cpu_clk = { + .data = &(struct clk_regmap_mux_data){ + .mask = 0x1, + .shift = 11, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "cpu_clk", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sys1_pll.hw, + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data t7_a73_dyn_clk_sel[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div2p5.hw }, +}; + +static struct clk_regmap t7_a73_clk = { + .data = &(struct clk_regmap_mux_data){ + .mask = 0x1, + .shift = 11, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "a73_clk", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sys_pll.hw, + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +struct t7_sys_pll_nb_data { + struct notifier_block nb; + struct clk_hw *sys_pll; + struct clk_hw *cpu_clk; + struct clk_hw *cpu_dyn_clk; +}; + +static int t7_sys_pll_notifier_cb(struct notifier_block *nb, unsigned long event, void *data) +{ + struct t7_sys_pll_nb_data *nb_data = container_of(nb, struct t7_sys_pll_nb_data, nb); + + switch (event) { + case PRE_RATE_CHANGE: + /* + * This notifier means sys_pll clock will be changed + * to feed cpu_clk, this the current path : + * cpu_clk + * \- sys_pll + * \- sys_pll_dco + */ + + /* + * Configure cpu_clk to use cpu_clk_dyn + * Make sure cpu clk is 1G, cpu_clk_dyn may equal 24M + */ + + if (clk_set_rate(nb_data->cpu_dyn_clk->clk, 1000000000)) + pr_err("%s: set CPU dyn clock to 1G failed\n", __func__); + + clk_hw_set_parent(nb_data->cpu_clk, nb_data->cpu_dyn_clk); + /* + * Now, cpu_clk uses the dyn path + * cpu_clk + * \- cpu_clk_dyn + * \- cpu_clk_dynX + * \- cpu_clk_dynX_sel + * \- cpu_clk_dynX_div + * \- xtal/fclk_div2/fclk_div3 + * \- xtal/fclk_div2/fclk_div3 + */ + udelay(5); + + return NOTIFY_OK; + + case POST_RATE_CHANGE: + /* + * The sys_pll has ben updated, now switch back cpu_clk to + * sys_pll + */ + + /* Configure cpu_clk to use sys_pll */ + clk_hw_set_parent(nb_data->cpu_clk, nb_data->sys_pll); + udelay(5); + + /* new path : + * cpu_clk + * \- sys_pll + * \- sys_pll_dco + */ + + return NOTIFY_OK; + + default: + return NOTIFY_DONE; + } +} + +static struct t7_sys_pll_nb_data t7_sys1_pll_nb_data = { + .sys_pll = &t7_sys1_pll.hw, + .cpu_clk = &t7_cpu_clk.hw, + .nb.notifier_call = t7_sys_pll_notifier_cb, +}; + +static struct t7_sys_pll_nb_data t7_sys_pll_nb_data = { + .sys_pll = &t7_sys_pll.hw, + .cpu_clk = &t7_a73_clk.hw, + .nb.notifier_call = t7_sys_pll_notifier_cb, +}; + +static const struct pll_params_table t7_hifi_pll_table[] = { + PLL_PARAMS(163, 1), /* DCO = 3932.16M */ + { /* sentinel */ } +}; + +/* + * Internal hifi pll emulation configuration parameters + */ +static const struct reg_sequence t7_hifi_init_regs[] = { + { .reg = ANACTRL_HIFIPLL_CTRL1, .def = 0x00014820 }, /*frac = 20.16M */ + { .reg = ANACTRL_HIFIPLL_CTRL2, .def = 0x00000000 }, + { .reg = ANACTRL_HIFIPLL_CTRL3, .def = 0x6a285c00 }, + { .reg = ANACTRL_HIFIPLL_CTRL4, .def = 0x65771290 }, + { .reg = ANACTRL_HIFIPLL_CTRL5, .def = 0x3927200a }, + { .reg = ANACTRL_HIFIPLL_CTRL6, .def = 0x56540000 } +}; + +static struct clk_regmap t7_hifi_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_HIFIPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_HIFIPLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_HIFIPLL_CTRL0, + .shift = 10, + .width = 5, + }, + .frac = { + .reg_off = ANACTRL_HIFIPLL_CTRL1, + .shift = 0, + .width = 19, + }, + .l = { + .reg_off = ANACTRL_HIFIPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_HIFIPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .table = t7_hifi_pll_table, + .init_regs = t7_hifi_init_regs, + .init_count = ARRAY_SIZE(t7_hifi_init_regs), + .flags = CLK_MESON_PLL_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "hifi_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_hifi_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_HIFIPLL_CTRL0, + .shift = 16, + .width = 2, + .flags = (CLK_DIVIDER_POWER_OF_TWO | CLK_DIVIDER_ROUND_CLOSEST), + }, + .hw.init = &(struct clk_init_data){ + .name = "hifi_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hifi_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +/* + * The Meson t7 PCIE PLL is fined tuned to deliver a very precise + * 100MHz reference clock for the PCIe Analog PHY, and thus requires + * a strict register sequence to enable the PLL. + */ +static const struct reg_sequence t7_pcie_pll_init_regs[] = { + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x200c04c8 }, + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x300c04c8 }, + { .reg = ANACTRL_PCIEPLL_CTRL1, .def = 0x30000000 }, + { .reg = ANACTRL_PCIEPLL_CTRL2, .def = 0x00001100 }, + { .reg = ANACTRL_PCIEPLL_CTRL3, .def = 0x10058e00 }, + { .reg = ANACTRL_PCIEPLL_CTRL4, .def = 0x000100c0 }, + { .reg = ANACTRL_PCIEPLL_CTRL5, .def = 0x68000040 }, + { .reg = ANACTRL_PCIEPLL_CTRL5, .def = 0x68000060, .delay_us = 20 }, + { .reg = ANACTRL_PCIEPLL_CTRL4, .def = 0x008100c0, .delay_us = 10 }, + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x340c04c8 }, + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x140c04c8, .delay_us = 10 }, + { .reg = ANACTRL_PCIEPLL_CTRL2, .def = 0x00001000 } +}; + +/* Keep a single entry table for recalc/round_rate() ops */ +static const struct pll_params_table t7_pcie_pll_table[] = { + PLL_PARAMS(150, 1), + {0, 0} +}; + +static struct clk_regmap t7_pcie_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_PCIEPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_PCIEPLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_PCIEPLL_CTRL0, + .shift = 10, + .width = 5, + }, + .frac = { + .reg_off = ANACTRL_PCIEPLL_CTRL1, + .shift = 0, + .width = 12, + }, + .l = { + .reg_off = ANACTRL_PCIEPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_PCIEPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .table = t7_pcie_pll_table, + .init_regs = t7_pcie_pll_init_regs, + .init_count = ARRAY_SIZE(t7_pcie_pll_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "pcie_pll_dco", + .ops = &meson_clk_pcie_pll_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_pcie_pll_dco_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "pcie_pll_dco_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pcie_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_pcie_pll_od = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_PCIEPLL_CTRL0, + .shift = 16, + .width = 5, + .flags = CLK_DIVIDER_ROUND_CLOSEST | CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, + }, + .hw.init = &(struct clk_init_data){ + .name = "pcie_pll_od", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pcie_pll_dco_div2.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_fixed_factor t7_pcie_pll = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "pcie_pll", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pcie_pll_od.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_pcie_bgp = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_PCIEPLL_CTRL5, + .bit_idx = 27, + }, + .hw.init = &(struct clk_init_data){ + .name = "pcie_bgp", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_pcie_pll.hw }, + .num_parents = 1, + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pcie_hcsl = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_PCIEPLL_CTRL5, + .bit_idx = 3, + }, + .hw.init = &(struct clk_init_data){ + .name = "pcie_hcsl", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_pcie_bgp.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hdmi_pll_dco = { + .data = &(struct meson_clk_pll_data){ + .en = { + .reg_off = ANACTRL_HDMIPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = ANACTRL_HDMIPLL_CTRL0, + .shift = 0, + .width = 8, + }, + .n = { + .reg_off = ANACTRL_HDMIPLL_CTRL0, + .shift = 10, + .width = 5, + }, + .frac = { + .reg_off = ANACTRL_HDMIPLL_CTRL1, + .shift = 0, + .width = 19, + }, + .l = { + .reg_off = ANACTRL_HDMIPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = ANACTRL_HDMIPLL_CTRL0, + .shift = 29, + .width = 1, + }, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmi_pll_dco", + .ops = &meson_clk_pll_ro_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + /* + * Display directly handle hdmi pll registers ATM, we need + * NOCACHE to keep our view of the clock as accurate as + * possible + */ + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hdmi_pll_od = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_HDMIPLL_CTRL0, + .shift = 16, + .width = 4, + .flags = CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmi_pll_od", + .ops = &clk_regmap_divider_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hdmi_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hdmi_pll = { + .data = &(struct clk_regmap_div_data){ + .offset = ANACTRL_HDMIPLL_CTRL0, + .shift = 20, + .width = 2, + .flags = CLK_DIVIDER_POWER_OF_TWO, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmi_pll", + .ops = &clk_regmap_divider_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hdmi_pll_od.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_fixed_factor t7_mpll_50m_div = { + .mult = 1, + .div = 80, + .hw.init = &(struct clk_init_data){ + .name = "mpll_50m_div", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fixed_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static const struct clk_parent_data t7_mpll_50m_sel[] = { + { .fw_name = "xtal", }, + { .hw = &t7_mpll_50m_div.hw }, +}; + +static struct clk_regmap t7_mpll_50m = { + .data = &(struct clk_regmap_mux_data){ + .offset = ANACTRL_FIXPLL_CTRL3, + .mask = 0x1, + .shift = 5, + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll_50m", + .ops = &clk_regmap_mux_ro_ops, + .parent_data = t7_mpll_50m_sel, + .num_parents = ARRAY_SIZE(t7_mpll_50m_sel), + }, +}; + +static struct clk_fixed_factor t7_mpll_prediv = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "mpll_prediv", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fixed_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static const struct reg_sequence t7_mpll0_init_regs[] = { + { .reg = ANACTRL_MPLL_CTRL2, .def = 0x40000033 } +}; + +static struct clk_regmap t7_mpll0_div = { + .data = &(struct meson_clk_mpll_data){ + .sdm = { + .reg_off = ANACTRL_MPLL_CTRL1, + .shift = 0, + .width = 14, + }, + .sdm_en = { + .reg_off = ANACTRL_MPLL_CTRL1, + .shift = 30, + .width = 1, + }, + .n2 = { + .reg_off = ANACTRL_MPLL_CTRL1, + .shift = 20, + .width = 9, + }, + .ssen = { + .reg_off = ANACTRL_MPLL_CTRL1, + .shift = 29, + .width = 1, + }, + .lock = &meson_clk_lock, + .init_regs = t7_mpll0_init_regs, + .init_count = ARRAY_SIZE(t7_mpll0_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll0_div", + .ops = &meson_clk_mpll_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mpll_prediv.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_mpll0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MPLL_CTRL1, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_mpll0_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct reg_sequence t7_mpll1_init_regs[] = { + { .reg = ANACTRL_MPLL_CTRL4, .def = 0x40000033 } +}; + +static struct clk_regmap t7_mpll1_div = { + .data = &(struct meson_clk_mpll_data){ + .sdm = { + .reg_off = ANACTRL_MPLL_CTRL3, + .shift = 0, + .width = 14, + }, + .sdm_en = { + .reg_off = ANACTRL_MPLL_CTRL3, + .shift = 30, + .width = 1, + }, + .n2 = { + .reg_off = ANACTRL_MPLL_CTRL3, + .shift = 20, + .width = 9, + }, + .ssen = { + .reg_off = ANACTRL_MPLL_CTRL3, + .shift = 29, + .width = 1, + }, + .lock = &meson_clk_lock, + .init_regs = t7_mpll1_init_regs, + .init_count = ARRAY_SIZE(t7_mpll1_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll1_div", + .ops = &meson_clk_mpll_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mpll_prediv.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_mpll1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MPLL_CTRL3, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_mpll1_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct reg_sequence t7_mpll2_init_regs[] = { + { .reg = ANACTRL_MPLL_CTRL6, .def = 0x40000033 } +}; + +static struct clk_regmap t7_mpll2_div = { + .data = &(struct meson_clk_mpll_data){ + .sdm = { + .reg_off = ANACTRL_MPLL_CTRL5, + .shift = 0, + .width = 14, + }, + .sdm_en = { + .reg_off = ANACTRL_MPLL_CTRL5, + .shift = 30, + .width = 1, + }, + .n2 = { + .reg_off = ANACTRL_MPLL_CTRL5, + .shift = 20, + .width = 9, + }, + .ssen = { + .reg_off = ANACTRL_MPLL_CTRL5, + .shift = 29, + .width = 1, + }, + .lock = &meson_clk_lock, + .init_regs = t7_mpll2_init_regs, + .init_count = ARRAY_SIZE(t7_mpll2_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll2_div", + .ops = &meson_clk_mpll_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mpll_prediv.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_mpll2 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MPLL_CTRL5, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_mpll2_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct reg_sequence t7_mpll3_init_regs[] = { + { .reg = ANACTRL_MPLL_CTRL8, .def = 0x40000033 } +}; + +static struct clk_regmap t7_mpll3_div = { + .data = &(struct meson_clk_mpll_data){ + .sdm = { + .reg_off = ANACTRL_MPLL_CTRL7, + .shift = 0, + .width = 14, + }, + .sdm_en = { + .reg_off = ANACTRL_MPLL_CTRL7, + .shift = 30, + .width = 1, + }, + .n2 = { + .reg_off = ANACTRL_MPLL_CTRL7, + .shift = 20, + .width = 9, + }, + .ssen = { + .reg_off = ANACTRL_MPLL_CTRL7, + .shift = 29, + .width = 1, + }, + .lock = &meson_clk_lock, + .init_regs = t7_mpll3_init_regs, + .init_count = ARRAY_SIZE(t7_mpll3_init_regs), + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll3_div", + .ops = &meson_clk_mpll_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mpll_prediv.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_mpll3 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MPLL_CTRL7, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mpll3", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_mpll3_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* + *rtc 32k clock + * + *xtal--GATE------------------GATE---------------------|\ + * | -------- | \ + * | | | | \ + * ---| DUAL |----------------------| | + * | | | |____GATE__ + * -------- | | rtc_32k_out + * PAD-----------------------------------------| / + * | / + * DUAL function: |/ + * bit 28 in RTC_BY_OSCIN_CTRL0 control the dual function. + * when bit 28 = 0 + * f = 24M/N0 + * when bit 28 = 1 + * output N1 and N2 in turns. + * T = (x*T1 + y*T2)/x+y + * f = (24M/(N0*M0 + N1*M1)) * (M0 + M1) + * f: the frequecy value (HZ) + * | | | | + * | Div1 |-| Cnt1 | + * /|______| |______|\ + * -| ______ ______ ---> Out + * \| | | |/ + * | Div2 |-| Cnt2 | + * |______| |______| + **/ + +/* + * rtc 32k clock in gate + */ +static struct clk_regmap t7_rtc_32k_clkin = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL0, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "rtc_32k_clkin", + .ops = &clk_regmap_gate_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static const struct meson_clk_dualdiv_param t7_32k_div_table[] = { + { + .dual = 1, + .n1 = 733, + .m1 = 8, + .n2 = 732, + .m2 = 11, + }, + {} +}; + +static struct clk_regmap t7_rtc_32k_div = { + .data = &(struct meson_clk_dualdiv_data){ + .n1 = { + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, + .shift = 0, + .width = 12, + }, + .n2 = { + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, + .shift = 12, + .width = 12, + }, + .m1 = { + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL1, + .shift = 0, + .width = 12, + }, + .m2 = { + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL1, + .shift = 12, + .width = 12, + }, + .dual = { + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, + .shift = 28, + .width = 1, + }, + .table = t7_32k_div_table, + }, + .hw.init = &(struct clk_init_data){ + .name = "rtc_32k_div", + .ops = &meson_clk_dualdiv_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_rtc_32k_clkin.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_rtc_32k_xtal = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL1, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "rtc_32k_xtal", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_rtc_32k_clkin.hw + }, + .num_parents = 1, + }, +}; + +/* + * three parent for rtc clock out + * pad is from where? + */ +static u32 rtc_32k_sel[] = {0, 1}; +static struct clk_regmap t7_rtc_32k_sel = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_RTC_CTRL, + .mask = 0x3, + .shift = 0, + .table = rtc_32k_sel, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "rtc_32k_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_rtc_32k_xtal.hw, + &t7_rtc_32k_div.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_rtc_clk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL0, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data){ + .name = "rtc_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_rtc_32k_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* sys clk */ +static u32 mux_table_sys_ab_clk_sel[] = { 0, 1, 2, 3, 4, 5, 7 }; +static const struct clk_parent_data t7_table_sys_ab_clk_sel[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div5.hw }, + { .fw_name = "axi_clk_frcpu", }, + { .hw = &t7_rtc_clk.hw } +}; + +static struct clk_regmap t7_sysclk_b_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .mask = 0x7, + .shift = 26, + .table = mux_table_sys_ab_clk_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "sysclk_b_sel", + .ops = &clk_regmap_mux_ro_ops, + .parent_data = t7_table_sys_ab_clk_sel, + .num_parents = ARRAY_SIZE(t7_table_sys_ab_clk_sel), + }, +}; + +static struct clk_regmap t7_sysclk_b_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .shift = 16, + .width = 10, + }, + .hw.init = &(struct clk_init_data){ + .name = "sysclk_b_div", + .ops = &clk_regmap_divider_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sysclk_b_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sysclk_b = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .bit_idx = 29, + }, + .hw.init = &(struct clk_init_data) { + .name = "sysclk_b", + .ops = &clk_regmap_gate_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sysclk_b_div.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_sysclk_a_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .mask = 0x7, + .shift = 10, + .table = mux_table_sys_ab_clk_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "sysclk_a_sel", + .ops = &clk_regmap_mux_ro_ops, + .parent_data = t7_table_sys_ab_clk_sel, + .num_parents = ARRAY_SIZE(t7_table_sys_ab_clk_sel), + }, +}; + +static struct clk_regmap t7_sysclk_a_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .shift = 0, + .width = 10, + }, + .hw.init = &(struct clk_init_data){ + .name = "sysclk_a_div", + .ops = &clk_regmap_divider_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sysclk_a_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sysclk_a = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .bit_idx = 13, + }, + .hw.init = &(struct clk_init_data) { + .name = "sysclk_a", + .ops = &clk_regmap_gate_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sysclk_a_div.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_sys_clk = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SYS_CLK_CTRL0, + .mask = 0x1, + .shift = 15, + }, + .hw.init = &(struct clk_init_data){ + .name = "sys_clk", + .ops = &clk_regmap_mux_ro_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sysclk_a.hw, + &t7_sysclk_b.hw, + }, + .num_parents = 2, + }, +}; + +/*ceca_clk*/ +static struct clk_regmap t7_ceca_32k_clkin = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CECA_CTRL0, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "ceca_32k_clkin", + .ops = &clk_regmap_gate_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_ceca_32k_div = { + .data = &(struct meson_clk_dualdiv_data){ + .n1 = { + .reg_off = CLKCTRL_CECA_CTRL0, + .shift = 0, + .width = 12, + }, + .n2 = { + .reg_off = CLKCTRL_CECA_CTRL0, + .shift = 12, + .width = 12, + }, + .m1 = { + .reg_off = CLKCTRL_CECA_CTRL1, + .shift = 0, + .width = 12, + }, + .m2 = { + .reg_off = CLKCTRL_CECA_CTRL1, + .shift = 12, + .width = 12, + }, + .dual = { + .reg_off = CLKCTRL_CECA_CTRL0, + .shift = 28, + .width = 1, + }, + .table = t7_32k_div_table, + }, + .hw.init = &(struct clk_init_data){ + .name = "ceca_32k_div", + .ops = &meson_clk_dualdiv_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_ceca_32k_clkin.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_ceca_32k_sel_pre = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_CECA_CTRL1, + .mask = 0x1, + .shift = 24, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "ceca_32k_sel_pre", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_ceca_32k_div.hw, + &t7_ceca_32k_clkin.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_ceca_32k_sel = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_CECA_CTRL1, + .mask = 0x1, + .shift = 31, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "ceca_32k_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_ceca_32k_sel_pre.hw, + &t7_rtc_clk.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_ceca_32k_clkout = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CECA_CTRL0, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data){ + .name = "ceca_32k_clkout", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_ceca_32k_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/*cecb_clk*/ +static struct clk_regmap t7_cecb_32k_clkin = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CECB_CTRL0, + .bit_idx = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "cecb_32k_clkin", + .ops = &clk_regmap_gate_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_cecb_32k_div = { + .data = &(struct meson_clk_dualdiv_data){ + .n1 = { + .reg_off = CLKCTRL_CECB_CTRL0, + .shift = 0, + .width = 12, + }, + .n2 = { + .reg_off = CLKCTRL_CECB_CTRL0, + .shift = 12, + .width = 12, + }, + .m1 = { + .reg_off = CLKCTRL_CECB_CTRL1, + .shift = 0, + .width = 12, + }, + .m2 = { + .reg_off = CLKCTRL_CECB_CTRL1, + .shift = 12, + .width = 12, + }, + .dual = { + .reg_off = CLKCTRL_CECB_CTRL0, + .shift = 28, + .width = 1, + }, + .table = t7_32k_div_table, + }, + .hw.init = &(struct clk_init_data){ + .name = "cecb_32k_div", + .ops = &meson_clk_dualdiv_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cecb_32k_clkin.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_cecb_32k_sel_pre = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_CECB_CTRL1, + .mask = 0x1, + .shift = 24, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "cecb_32k_sel_pre", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cecb_32k_div.hw, + &t7_cecb_32k_clkin.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_cecb_32k_sel = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_CECB_CTRL1, + .mask = 0x1, + .shift = 31, + .flags = CLK_MUX_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "cecb_32k_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cecb_32k_sel_pre.hw, + &t7_rtc_clk.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_cecb_32k_clkout = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CECB_CTRL0, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data){ + .name = "cecb_32k_clkout", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cecb_32k_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data t7_sc_parent_data[] = { + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw }, + { .fw_name = "xtal", } +}; + +static struct clk_regmap t7_sc_clk_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SC_CLK_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "sc_clk_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_sc_parent_data, + .num_parents = ARRAY_SIZE(t7_sc_parent_data), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_sc_clk_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SC_CLK_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "sc_clk_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sc_clk_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sc_clk_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SC_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "sc_clk_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sc_clk_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +/*rama_clk*/ + +/*dspa_clk*/ +static const struct clk_parent_data t7_dsp_parent_hws[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div2p5.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_hifi_pll.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div7.hw }, + { .hw = &t7_rtc_clk.hw } +}; + +static struct clk_regmap t7_dspa_a_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .mask = 0x7, + .shift = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspa_a_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsp_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), + }, +}; + +static struct clk_regmap t7_dspa_a_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .shift = 0, + .width = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspa_a_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspa_a_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspa_a_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .bit_idx = 13, + }, + .hw.init = &(struct clk_init_data){ + .name = "dspa_a_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspa_a_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspa_b_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .mask = 0x7, + .shift = 26, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspa_b_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsp_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), + }, +}; + +static struct clk_regmap t7_dspa_b_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .shift = 16, + .width = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspa_b_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspa_b_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspa_b_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .bit_idx = 29, + }, + .hw.init = &(struct clk_init_data){ + .name = "dspa_b_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspa_b_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspa_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPA_CLK_CTRL0, + .mask = 0x1, + .shift = 15, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspa_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspa_a_gate.hw, + &t7_dspa_b_gate.hw, + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspb_a_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .mask = 0x7, + .shift = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspb_a_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsp_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), + }, +}; + +static struct clk_regmap t7_dspb_a_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .shift = 0, + .width = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspb_a_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspb_a_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspb_a_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .bit_idx = 13, + }, + .hw.init = &(struct clk_init_data){ + .name = "dspb_a_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspb_a_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspb_b_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .mask = 0x7, + .shift = 26, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspb_b_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsp_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), + }, +}; + +static struct clk_regmap t7_dspb_b_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .shift = 16, + .width = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspb_b_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspb_b_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspb_b_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .bit_idx = 29, + }, + .hw.init = &(struct clk_init_data){ + .name = "dspb_b_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspb_b_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dspb_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_DSPB_CLK_CTRL0, + .mask = 0x1, + .shift = 15, + }, + .hw.init = &(struct clk_init_data) { + .name = "dspb_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dspb_a_gate.hw, + &t7_dspb_b_gate.hw, + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/*12_24M clk*/ +static struct clk_regmap t7_24M_clk_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CLK12_24_CTRL, + .bit_idx = 11, + }, + .hw.init = &(struct clk_init_data) { + .name = "24m", + .ops = &clk_regmap_gate_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_12M_clk_div = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "24m_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_24M_clk_gate.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_12M_clk_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CLK12_24_CTRL, + .bit_idx = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "12m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_12M_clk_div.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_25M_clk_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_CLK12_24_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "25M_clk_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_25M_clk_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_CLK12_24_CTRL, + .bit_idx = 12, + }, + .hw.init = &(struct clk_init_data){ + .name = "25m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_25M_clk_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* Video Clocks */ +static struct clk_regmap t7_vid_pll_div = { + .data = &(struct meson_vid_pll_div_data){ + .val = { + .reg_off = CLKCTRL_VID_PLL_CLK0_DIV, + .shift = 0, + .width = 15, + }, + .sel = { + .reg_off = CLKCTRL_VID_PLL_CLK0_DIV, + .shift = 16, + .width = 2, + }, + }, + .hw.init = &(struct clk_init_data) { + .name = "vid_pll_div", + .ops = &meson_vid_pll_div_ro_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmi_pll.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static const struct clk_hw *t7_vid_pll_parent_hws[] = { + &t7_vid_pll_div.hw, + &t7_hdmi_pll.hw +}; + +static struct clk_regmap t7_vid_pll_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VID_PLL_CLK0_DIV, + .mask = 0x1, + .shift = 18, + }, + .hw.init = &(struct clk_init_data){ + .name = "vid_pll_sel", + .ops = &clk_regmap_mux_ops, + /* + * bit 18 selects from 2 possible parents: + * vid_pll_div or hdmi_pll + */ + .parent_hws = t7_vid_pll_parent_hws, + .num_parents = ARRAY_SIZE(t7_vid_pll_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vid_pll = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_PLL_CLK0_DIV, + .bit_idx = 19, + }, + .hw.init = &(struct clk_init_data) { + .name = "vid_pll", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vid_pll_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static const struct clk_hw *t7_vclk_parent_hws[] = { + &t7_vid_pll.hw, + &t7_gp0_pll.hw, + &t7_hifi_pll.hw, + &t7_mpll1.hw, + &t7_fclk_div3.hw, + &t7_fclk_div4.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_vclk_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .mask = 0x7, + .shift = 16, + }, + .hw.init = &(struct clk_init_data){ + .name = "vclk_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vclk_parent_hws, + .num_parents = ARRAY_SIZE(t7_vclk_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vclk2_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .mask = 0x7, + .shift = 16, + }, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vclk_parent_hws, + .num_parents = ARRAY_SIZE(t7_vclk_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vclk_input = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_DIV, + .bit_idx = 16, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_input", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_input = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_DIV, + .bit_idx = 16, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_input", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VID_CLK0_DIV, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vclk_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk_input.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vclk2_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VIID_CLK0_DIV, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk2_input.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vclk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 19, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 19, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 0, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_div1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div2_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 1, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_div2_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div4_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 2, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_div4_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div6_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 3, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_div6_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk_div12_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK0_CTRL, + .bit_idx = 4, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk_div12_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_div1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 0, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_div1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_div2_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 1, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_div2_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_div4_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 2, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_div4_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_div6_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 3, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_div6_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vclk2_div12_en = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VIID_CLK0_CTRL, + .bit_idx = 4, + }, + .hw.init = &(struct clk_init_data) { + .name = "vclk2_div12_en", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_fixed_factor t7_vclk_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "vclk_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk_div2_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk_div4 = { + .mult = 1, + .div = 4, + .hw.init = &(struct clk_init_data){ + .name = "vclk_div4", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk_div4_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk_div6 = { + .mult = 1, + .div = 6, + .hw.init = &(struct clk_init_data){ + .name = "vclk_div6", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk_div6_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk_div12 = { + .mult = 1, + .div = 12, + .hw.init = &(struct clk_init_data){ + .name = "vclk_div12", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk_div12_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk2_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk2_div2_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk2_div4 = { + .mult = 1, + .div = 4, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_div4", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk2_div4_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk2_div6 = { + .mult = 1, + .div = 6, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_div6", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk2_div6_en.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_fixed_factor t7_vclk2_div12 = { + .mult = 1, + .div = 12, + .hw.init = &(struct clk_init_data){ + .name = "vclk2_div12", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vclk2_div12_en.hw + }, + .num_parents = 1, + }, +}; + +static u32 mux_table_cts_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 }; +static const struct clk_hw *t7_cts_parent_hws[] = { + &t7_vclk_div1.hw, + &t7_vclk_div2.hw, + &t7_vclk_div4.hw, + &t7_vclk_div6.hw, + &t7_vclk_div12.hw, + &t7_vclk2_div1.hw, + &t7_vclk2_div2.hw, + &t7_vclk2_div4.hw, + &t7_vclk2_div6.hw, + &t7_vclk2_div12.hw +}; + +static struct clk_regmap t7_cts_enci_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VID_CLK0_DIV, + .mask = 0xf, + .shift = 28, + .table = mux_table_cts_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "cts_enci_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_cts_parent_hws, + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_cts_encp_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VID_CLK1_DIV, + .mask = 0xf, + .shift = 20, + .table = mux_table_cts_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "cts_encp_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_cts_parent_hws, + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_cts_vdac_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VIID_CLK1_DIV, + .mask = 0xf, + .shift = 28, + .table = mux_table_cts_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "cts_vdac_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_cts_parent_hws, + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +/* TOFIX: add support for cts_tcon */ +static u32 mux_table_hdmi_tx_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 }; +static const struct clk_hw *t7_cts_hdmi_tx_parent_hws[] = { + &t7_vclk_div1.hw, + &t7_vclk_div2.hw, + &t7_vclk_div4.hw, + &t7_vclk_div6.hw, + &t7_vclk_div12.hw, + &t7_vclk2_div1.hw, + &t7_vclk2_div2.hw, + &t7_vclk2_div4.hw, + &t7_vclk2_div6.hw, + &t7_vclk2_div12.hw +}; + +static struct clk_regmap t7_hdmi_tx_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HDMI_CLK_CTRL, + .mask = 0xf, + .shift = 16, + .table = mux_table_hdmi_tx_sel, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmi_tx_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_cts_hdmi_tx_parent_hws, + .num_parents = ARRAY_SIZE(t7_cts_hdmi_tx_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_cts_enci = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK2_CTRL2, + .bit_idx = 0, + }, + .hw.init = &(struct clk_init_data) { + .name = "cts_enci", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cts_enci_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_cts_encp = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK2_CTRL2, + .bit_idx = 2, + }, + .hw.init = &(struct clk_init_data) { + .name = "cts_encp", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cts_encp_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_cts_vdac = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK2_CTRL2, + .bit_idx = 4, + }, + .hw.init = &(struct clk_init_data) { + .name = "cts_vdac", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_cts_vdac_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_hdmi_tx = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_CLK2_CTRL2, + .bit_idx = 5, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmi_tx", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hdmi_tx_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static const struct clk_parent_data t7_hdmitx_sys_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw } +}; + +static struct clk_regmap t7_hdmitx_sys_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HDMI_CLK_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_sys_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmitx_sys_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HDMI_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_sys_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_sys_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_sys = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HDMI_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmitx_sys", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_sys.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_prif_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_prif_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmitx_prif_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_prif_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_prif_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_prif = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmitx_prif", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_prif.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_200m_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_200m_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmitx_200m_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_200m_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_200m_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_200m = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HTX_CLK_CTRL0, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmitx_200m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_200m.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_aud_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HTX_CLK_CTRL1, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_aud_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmitx_aud_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HTX_CLK_CTRL1, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmitx_aud_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_aud_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmitx_aud = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HTX_CLK_CTRL1, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmitx_aud", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_aud_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_5m_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_5m_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_5m_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_5m_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_5m_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_5m = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_5m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_5m_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_2m_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_2m_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_2m_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_2m_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_2m_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_2m = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL0, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_2m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_2m_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_cfg_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_cfg_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_cfg_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_cfg_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_cfg_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_cfg = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_cfg", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_cfg_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_hdcp_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_hdcp_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_hdcp_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_hdcp_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_hdcp_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_hdcp = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL1, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_hdcp", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_hdcp_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_aud_pll_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_aud_pll_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_aud_pll_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_aud_pll_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_aud_pll_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_aud_pll = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_aud_pll", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_aud_pll_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_acr_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_acr_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_acr_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_acr_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_acr_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_acr = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL2, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_acr", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_acr_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_meter_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_HRX_CLK_CTRL3, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_meter_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_hdmitx_sys_parent_data, + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), + }, +}; + +static struct clk_regmap t7_hdmirx_meter_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_HRX_CLK_CTRL3, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "hdmirx_meter_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_meter_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_hdmirx_meter = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_HRX_CLK_CTRL3, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "hdmirx_meter", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_meter_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_vid_lock_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VID_LOCK_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "vid_lock_div", + .ops = &clk_regmap_divider_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_vid_lock_clk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VID_LOCK_CLK_CTRL, + .bit_idx = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vid_lock_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vid_lock_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_ts_clk_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_TS_CLK_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "ts_clk_div", + .ops = &clk_regmap_divider_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "xtal", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_ts_clk_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_TS_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "ts_clk_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_ts_clk_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +/*mali_clk*/ +/* + * The MALI IP is clocked by two identical clocks (mali_0 and mali_1) + * muxed by a glitch-free switch on Meson8b and Meson8m2 and later. + * + * CLK_SET_RATE_PARENT is added for mali_0_sel clock + * 1.gp0 pll only support the 846M, avoid other rate 500/400M from it + * 2.hifi pll is used for other module, skip it, avoid some rate from it + */ +static u32 mux_table_mali[] = { 0, 3, 4, 5, 6}; + +static const struct clk_parent_data t7_mali_0_1_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div2p5.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div5.hw }, +}; + +static struct clk_regmap t7_mali_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .mask = 0x7, + .shift = 9, + .table = mux_table_mali, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_0_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_mali_0_1_parent_data, + .num_parents = ARRAY_SIZE(t7_mali_0_1_parent_data), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_mali_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mali_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mali_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mali_0_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mali_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .mask = 0x7, + .shift = 25, + .table = mux_table_mali, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_mali_0_1_parent_data, + .num_parents = ARRAY_SIZE(t7_mali_0_1_parent_data), + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mali_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mali_1_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mali_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mali_1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_hw *t7_mali_parent_hws[] = { + &t7_mali_0.hw, + &t7_mali_1.hw +}; + +static struct clk_regmap t7_mali_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MALI_CLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mali", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_mali_parent_hws, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* cts_vdec_clk */ +static const struct clk_parent_data t7_dec_parent_hws[] = { + { .hw = &t7_fclk_div2p5.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div7.hw }, + { .hw = &t7_hifi_pll.hw }, + { .hw = &t7_gp0_pll.hw }, + { .fw_name = "xtal", } +}; + +static struct clk_regmap t7_vdec_p0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdec_p0_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vdec_p0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdec_p0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdec_p0_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vdec_p0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vdec_p0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdec_p0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vdec_p1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdec_p1_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vdec_p1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdec_p1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdec_p1_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vdec_p1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vdec_p1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdec_p1_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vdec_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .mask = 0x1, + .shift = 15, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdec_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdec_p0.hw, + &t7_vdec_p1.hw + }, + .num_parents = 2, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hcodec_p0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data) { + .name = "hcodec_p0_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hcodec_p0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "hcodec_p0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hcodec_p0_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hcodec_p0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "hcodec_p0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hcodec_p0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hcodec_p1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data) { + .name = "hcodec_p1_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hcodec_p1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "hcodec_p1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hcodec_p1_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hcodec_p1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "hcodec_p1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hcodec_p1_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hcodec_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC3_CLK_CTRL, + .mask = 0x1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "hcodec_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hcodec_p0.hw, + &t7_hcodec_p1.hw + }, + .num_parents = 2, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static u32 mux_table_vdec[] = { 0, 1, 2, 3, 4}; + +static const struct clk_hw *t7_vdec_parent_hws[] = { + &t7_fclk_div2p5.hw, + &t7_fclk_div3.hw, + &t7_fclk_div4.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_hevcb_p0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .mask = 0x7, + .shift = 25, + .flags = CLK_MUX_ROUND_CLOSEST, + .table = mux_table_vdec, + }, + .hw.init = &(struct clk_init_data){ + .name = "hevcb_p0_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vdec_parent_hws, + .num_parents = ARRAY_SIZE(t7_vdec_parent_hws), + }, +}; + +static struct clk_regmap t7_hevcb_p0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .shift = 16, + .width = 7, + .flags = CLK_DIVIDER_ROUND_CLOSEST, + }, + .hw.init = &(struct clk_init_data){ + .name = "hevcb_p0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcb_p0_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcb_p0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcb_p0_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcb_p0_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcb_p1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcb_p1_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vdec_parent_hws, + .num_parents = ARRAY_SIZE(t7_vdec_parent_hws), + }, +}; + +static struct clk_regmap t7_hevcb_p1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevc_p1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcb_p1_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcb_p1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "hevcb_p1_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcb_p1_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcb_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .mask = 0x1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcb_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcb_p0.hw, + &t7_hevcb_p1.hw + }, + .num_parents = 2, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcf_p0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcf_p0_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hevcf_p0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcf_p0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcf_p0_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcf_p0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC2_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "hevcf_p0_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcf_p0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcf_p1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcf_p1_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dec_parent_hws, + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_hevcf_p1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcf_p1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcf_p1_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcf_p1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "hevcf_p1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcf_p1_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_hevcf_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDEC4_CLK_CTRL, + .mask = 0x1, + .shift = 15, + }, + .hw.init = &(struct clk_init_data) { + .name = "hevcf_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_hevcf_p0.hw, + &t7_hevcf_p1.hw + }, + .num_parents = 2, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +/*cts_wave420l_a/b/c_clk*/ +static const struct clk_parent_data t7_wave_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div7.hw }, + { .hw = &t7_mpll2.hw }, + { .hw = &t7_mpll3.hw }, + { .hw = &t7_gp1_pll.hw } +}; + +static struct clk_regmap t7_wave_a_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL2, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_a_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_wave_parent_data, + .num_parents = ARRAY_SIZE(t7_wave_parent_data), + }, +}; + +static struct clk_regmap t7_wave_a_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL2, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_a_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_a_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_wave_aclk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL2, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "wave_aclk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_a_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_wave_b_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_b_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_wave_parent_data, + .num_parents = ARRAY_SIZE(t7_wave_parent_data), + }, +}; + +static struct clk_regmap t7_wave_b_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_b_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_b_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_wave_bclk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "wave_bclk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_b_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_wave_c_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_c_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_wave_parent_data, + .num_parents = ARRAY_SIZE(t7_wave_parent_data), + }, +}; + +static struct clk_regmap t7_wave_c_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "wave_c_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_c_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_wave_cclk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_WAVE521_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "wave_cclk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_wave_c_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_isp_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_isp_sel", + .ops = &clk_regmap_mux_ops, + /* Share parent with wave clk */ + .parent_data = t7_wave_parent_data, + .num_parents = ARRAY_SIZE(t7_wave_parent_data), + }, +}; + +static struct clk_regmap t7_mipi_isp_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_isp_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_isp_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_isp = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "mipi_isp", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_isp_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data t7_mipi_csi_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_gp1_pll.hw }, + { .hw = &t7_mpll1.hw }, + { .hw = &t7_mpll2.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div7.hw } +}; + +static struct clk_regmap t7_mipi_csi_phy_sel0 = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_csi_phy_sel0", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_mipi_csi_parent_data, + .num_parents = ARRAY_SIZE(t7_mipi_csi_parent_data), + }, +}; + +static struct clk_regmap t7_mipi_csi_phy_div0 = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_csi_phy_div0", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_csi_phy_sel0.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_csi_phy0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "mipi_csi_phy0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_csi_phy_div0.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_csi_phy_sel1 = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_csi_phy_sel1", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_mipi_csi_parent_data, + .num_parents = ARRAY_SIZE(t7_mipi_csi_parent_data), + }, +}; + +static struct clk_regmap t7_mipi_csi_phy_div1 = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_csi_phy_div1", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_csi_phy_sel1.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_csi_phy1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "mipi_csi_phy1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_csi_phy_div1.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mipi_csi_phy_clk = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, + .mask = 0x1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "mipi_csi_phy_clk", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mipi_csi_phy0.hw, + &t7_mipi_csi_phy1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_hw *t7_vpu_parent_hws[] = { + &t7_fclk_div3.hw, + &t7_fclk_div4.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_vpu_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_0_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vpu_parent_hws, + .num_parents = ARRAY_SIZE(t7_vpu_parent_hws), + }, +}; + +static struct clk_regmap t7_vpu_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_0_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_0_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vpu_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vpu_parent_hws, + .num_parents = ARRAY_SIZE(t7_vpu_parent_hws), + }, +}; + +static struct clk_regmap t7_vpu_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_1_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_1_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vpu = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu", + .ops = &clk_regmap_mux_ops, + /* + * bit 31 selects from 2 possible parents: + * vpu_0 or vpu_1 + */ + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_0.hw, + &t7_vpu_1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_NO_REPARENT, + }, +}; + +static const struct clk_hw *vpu_clkb_tmp_parent_hws[] = { + &t7_vpu.hw, + &t7_fclk_div4.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_vpu_clkb_tmp_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLKB_CTRL, + .mask = 0x3, + .shift = 20, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkb_tmp_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = vpu_clkb_tmp_parent_hws, + .num_parents = ARRAY_SIZE(vpu_clkb_tmp_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vpu_clkb_tmp_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLKB_CTRL, + .shift = 16, + .width = 4, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkb_tmp_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkb_tmp_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkb_tmp = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLKB_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_clkb_tmp", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkb_tmp_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkb_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLKB_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkb_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkb_tmp.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkb = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLKB_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_clkb", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkb_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_hw *vpu_clkc_parent_hws[] = { + &t7_fclk_div4.hw, + &t7_fclk_div3.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_vpu_clkc_p0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkc_p0_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = vpu_clkc_parent_hws, + .num_parents = ARRAY_SIZE(vpu_clkc_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vpu_clkc_p0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkc_p0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkc_p0_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkc_p0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_clkc_p0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkc_p0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkc_p1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkc_p1_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = vpu_clkc_parent_hws, + .num_parents = ARRAY_SIZE(vpu_clkc_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vpu_clkc_p1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkc_p1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkc_p1_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkc_p1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "vpu_clkc_p1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkc_p1_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vpu_clkc_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VPU_CLKC_CTRL, + .mask = 0x1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data) { + .name = "vpu_clkc_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vpu_clkc_p0.hw, + &t7_vpu_clkc_p1.hw + }, + .num_parents = 2, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static u32 t7_vapb_table[] = { 0, 1, 2, 3, 7}; +static const struct clk_hw *t7_vapb_parent_hws[] = { + &t7_fclk_div4.hw, + &t7_fclk_div3.hw, + &t7_fclk_div5.hw, + &t7_fclk_div7.hw, + &t7_fclk_div2p5.hw +}; + +static struct clk_regmap t7_vapb_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .mask = 0x7, + .shift = 9, + .table = t7_vapb_table + }, + .hw.init = &(struct clk_init_data){ + .name = "vapb_0_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + }, +}; + +static struct clk_regmap t7_vapb_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "vapb_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vapb_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vapb_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "vapb_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vapb_0_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vapb_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "vapb_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT, + }, +}; + +static struct clk_regmap t7_vapb_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "vapb_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vapb_1_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vapb_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "vapb_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vapb_1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_vapb = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "vapb_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vapb_0.hw, + &t7_vapb_1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_gdcclk_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .mask = 0x7, + .shift = 9, + .table = t7_vapb_table + }, + .hw.init = &(struct clk_init_data){ + .name = "gdcclk_0_sel", + .ops = &clk_regmap_mux_ops, + /* Share parent with vapb clk */ + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + }, +}; + +static struct clk_regmap t7_gdcclk_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "gdcclk_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gdcclk_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_gdcclk_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "gdcclk_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_gdcclk_0_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_gdcclk_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "gdcclk_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT, + }, +}; + +static struct clk_regmap t7_gdcclk_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "gdcclk_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gdcclk_1_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_gdcclk_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "gdcclk_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gdcclk_1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_gdcclk = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "gdcclk_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gdcclk_0.hw, + &t7_gdcclk_1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_gdc_clk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_GDC_CLK_CTRL, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data) { + .name = "gdc_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gdcclk.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_dewarpclk_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .mask = 0x7, + .shift = 9, + .table = t7_vapb_table + }, + .hw.init = &(struct clk_init_data){ + .name = "dewarpclk_0_sel", + .ops = &clk_regmap_mux_ops, + /* Share parent with vapb clk */ + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + }, +}; + +static struct clk_regmap t7_dewarpclk_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dewarpclk_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dewarpclk_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dewarpclk_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "dewarpclk_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_dewarpclk_0_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_dewarpclk_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "dewarpclk_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_vapb_parent_hws, + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), + .flags = CLK_SET_RATE_NO_REPARENT, + }, +}; + +static struct clk_regmap t7_dewarpclk_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dewarpclk_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dewarpclk_1_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dewarpclk_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "dewarpclk_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dewarpclk_1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_dewarpclk = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "dewarpclk_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dewarpclk_0.hw, + &t7_dewarpclk_1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dewarp_clk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_AMLGDC_CLK_CTRL, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data) { + .name = "dewarp_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dewarpclk.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static u32 t7_anakin_table[] = { 0, 1, 2, 3, 7}; +static const struct clk_hw *t7_anakin_parent_hws[] = { + &t7_fclk_div4.hw, + &t7_fclk_div3.hw, + &t7_fclk_div5.hw, + &t7_fclk_div2.hw, + &t7_fclk_div2p5.hw +}; + +static struct clk_regmap t7_anakin_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .mask = 0x7, + .shift = 9, + .table = t7_anakin_table + }, + .hw.init = &(struct clk_init_data){ + .name = "anakin_0_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_anakin_parent_hws, + .num_parents = ARRAY_SIZE(t7_anakin_parent_hws), + }, +}; + +static struct clk_regmap t7_anakin_0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "anakin_0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_anakin_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_anakin_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "anakin_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_anakin_0_div.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_anakin_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "anakin_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_anakin_parent_hws, + .num_parents = ARRAY_SIZE(t7_anakin_parent_hws), + }, +}; + +static struct clk_regmap t7_anakin_1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "anakin_1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_anakin_1_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_anakin_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data) { + .name = "anakin_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_anakin_1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_anakin = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .mask = 1, + .shift = 31, + }, + .hw.init = &(struct clk_init_data){ + .name = "anakin_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_anakin_0.hw, + &t7_anakin_1.hw + }, + .num_parents = 2, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_anakin_clk = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_ANAKIN_CLK_CTRL, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data) { + .name = "anakin_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_anakin.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_ge2d_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VAPBCLK_CTRL, + .bit_idx = 30, + }, + .hw.init = &(struct clk_init_data) { + .name = "ge2d_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_vapb.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +/*cts_hdcp22_esmclk*/ + +/*cts_hdcp22_skpclk*/ + +/* cts_vdin_meas_clk */ +static const struct clk_parent_data t7_vdin_parent_hws[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_vid_pll.hw } +}; + +static struct clk_regmap t7_vdin_meas_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdin_meas_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_vdin_parent_hws, + .num_parents = ARRAY_SIZE(t7_vdin_parent_hws), + .flags = CLK_GET_RATE_NOCACHE, + }, +}; + +static struct clk_regmap t7_vdin_meas_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "vdin_meas_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdin_meas_mux.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_vdin_meas_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "vdin_meas_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_vdin_meas_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data t7_sd_emmc_clk0_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_hifi_pll.hw }, + { .hw = &t7_fclk_div2p5.hw }, + { .hw = &t7_mpll2.hw }, + { .hw = &t7_mpll3.hw }, + { .hw = &t7_gp0_pll.hw } +}; + +static struct clk_regmap t7_sd_emmc_c_clk0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_NAND_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_c_clk0_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_sd_emmc_clk0_parent_data, + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), + .flags = CLK_GET_RATE_NOCACHE + }, +}; + +static struct clk_regmap t7_sd_emmc_c_clk0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_NAND_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_c_clk0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_c_clk0_sel.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_sd_emmc_c_clk0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_NAND_CLK_CTRL, + .bit_idx = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "sd_emmc_c_clk0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_c_clk0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_sd_emmc_a_clk0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .mask = 0x7, + .shift = 9, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_a_clk0_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_sd_emmc_clk0_parent_data, + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), + .flags = CLK_GET_RATE_NOCACHE + }, +}; + +static struct clk_regmap t7_sd_emmc_a_clk0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_a_clk0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_a_clk0_sel.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sd_emmc_a_clk0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .bit_idx = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "sd_emmc_a_clk0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_a_clk0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_sd_emmc_b_clk0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .mask = 0x7, + .shift = 25, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_b_clk0_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_sd_emmc_clk0_parent_data, + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), + .flags = CLK_GET_RATE_NOCACHE + }, +}; + +static struct clk_regmap t7_sd_emmc_b_clk0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "sd_emmc_b_clk0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_b_clk0_sel.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_sd_emmc_b_clk0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, + .bit_idx = 23, + }, + .hw.init = &(struct clk_init_data){ + .name = "sd_emmc_b_clk0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_sd_emmc_b_clk0_div.hw + }, + .num_parents = 1, + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT + }, +}; + +/*cts_cdac_clk*/ + +static const struct clk_parent_data t7_spicc_parent_hws[] = { + { .fw_name = "xtal", }, + { .hw = &t7_sys_clk.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div7.hw }, + { .hw = &t7_gp1_pll.hw } +}; + +static struct clk_regmap t7_spicc0_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .mask = 0x7, + .shift = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc0_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc0_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .shift = 0, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc0_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc0_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc0_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .bit_idx = 6, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc0_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc0_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc1_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .mask = 0x7, + .shift = 23, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc1_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc1_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .shift = 16, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc1_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc1_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc1_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL, + .bit_idx = 22, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc1_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc1_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc2_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .mask = 0x7, + .shift = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc2_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc2_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .shift = 0, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc2_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc2_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc2_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .bit_idx = 6, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc2_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc2_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc3_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .mask = 0x7, + .shift = 23, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc3_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc3_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .shift = 16, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc3_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc3_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc3_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL1, + .bit_idx = 22, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc3_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc3_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc4_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .mask = 0x7, + .shift = 7, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc4_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc4_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .shift = 0, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc4_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc4_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc4_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .bit_idx = 6, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc4_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc4_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc5_mux = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .mask = 0x7, + .shift = 23, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc5_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_spicc_parent_hws, + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), + }, +}; + +static struct clk_regmap t7_spicc5_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .shift = 16, + .width = 6, + }, + .hw.init = &(struct clk_init_data) { + .name = "spicc5_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc5_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_spicc5_gate = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_SPICC_CLK_CTRL2, + .bit_idx = 22, + }, + .hw.init = &(struct clk_init_data){ + .name = "spicc5_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_spicc5_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/*cts_bt656*/ + +static const struct clk_parent_data t7_pwm_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_vid_pll.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw } +}; + +static struct clk_regmap t7_pwm_a_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_a_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_a_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_a_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_a_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_a_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_a_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_a_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_b_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_b_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_b_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_b_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_b_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_b_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AB_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_b_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_b_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_c_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_c_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_c_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_c_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_c_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_c_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_c_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_c_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_d_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_d_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_d_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_d_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_d_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_d_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_CD_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_d_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_d_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_e_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_e_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_e_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_e_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_e_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_e_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_e_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_e_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_f_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_f_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + .flags = CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_f_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_f_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_f_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_f_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_EF_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_f_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_f_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_a_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_a_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_a_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_a_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_a_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_pwm_ao_a_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_a_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_a_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_b_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_b_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_b_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_b_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_b_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_pwm_ao_b_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_b_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_b_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_c_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_c_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_c_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_c_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_c_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_c_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_c_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_c_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_d_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_d_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_d_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_d_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_d_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_d_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_d_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_d_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_e_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_e_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_e_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_e_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_e_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_e_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_e_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_e_div.hw + }, + .num_parents = 1, + /*The clock feeds the GPU,it should be always on*/ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_f_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_f_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_f_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_f_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_f_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_f_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_f_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_f_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_g_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_g_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_g_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_g_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_g_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_g_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_g_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_g_div.hw + }, + .num_parents = 1, + /*This clock feeds the DDR,it should be always on.*/ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_pwm_ao_h_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .mask = 0x3, + .shift = 25, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_h_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_pwm_parent_data, + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), + }, +}; + +static struct clk_regmap t7_pwm_ao_h_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .shift = 16, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_h_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_h_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_pwm_ao_h_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "pwm_ao_h_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_pwm_ao_h_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static u32 t7_dsi_meas_table[] = { 0, 1, 2, 3, 6, 7}; + +static const struct clk_parent_data t7_dsi_meas_parent_data[] = { + { .fw_name = "xtal", }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div7.hw } +}; + +static struct clk_regmap t7_dsi_a_meas_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .mask = 0x3, + .shift = 9, + .table = t7_dsi_meas_table + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_a_meas_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsi_meas_parent_data, + .num_parents = ARRAY_SIZE(t7_dsi_meas_parent_data) + }, +}; + +static struct clk_regmap t7_dsi_a_meas_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_a_meas_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi_a_meas_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dsi_a_meas_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_a_meas_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi_a_meas_div.hw + }, + .num_parents = 1, + /* config it in U-boot, ignore it to avoid display abnormal */ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_dsi_b_meas_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .mask = 0x3, + .shift = 21, + .table = t7_dsi_meas_table + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_b_meas_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_dsi_meas_parent_data, + .num_parents = ARRAY_SIZE(t7_dsi_meas_parent_data) + }, +}; + +static struct clk_regmap t7_dsi_b_meas_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .shift = 12, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_b_meas_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi_b_meas_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_dsi_b_meas_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, + .bit_idx = 20, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi_b_meas_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi_b_meas_div.hw + }, + .num_parents = 1, + /* config it in U-boot, ignore it to avoid display abnormal */ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static u32 t7_dsi_phy_table[] = { 4, 5, 6, 7}; +static const struct clk_hw *t7_dsi_phy_parent_hws[] = { + &t7_fclk_div2.hw, + &t7_fclk_div2p5.hw, + &t7_fclk_div3.hw, + &t7_fclk_div7.hw +}; + +static struct clk_regmap t7_dsi0_phy_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .mask = 0x3, + .shift = 12, + .table = t7_dsi_phy_table + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi0_phy_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_dsi_phy_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsi_phy_parent_hws) + }, +}; + +static struct clk_regmap t7_dsi0_phy_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi0_phy_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi0_phy_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_dsi0_phy_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi0_phy_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi0_phy_div.hw + }, + .num_parents = 1, + /* config it in U-boot, ignore it to avoid display abnormal */ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_dsi1_phy_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .mask = 0x3, + .shift = 25, + .table = t7_dsi_phy_table + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi1_phy_mux", + .ops = &clk_regmap_mux_ops, + .parent_hws = t7_dsi_phy_parent_hws, + .num_parents = ARRAY_SIZE(t7_dsi_phy_parent_hws) + }, +}; + +static struct clk_regmap t7_dsi1_phy_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .shift = 16, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi1_phy_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi1_phy_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_dsi1_phy_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, + .bit_idx = 24, + }, + .hw.init = &(struct clk_init_data){ + .name = "dsi1_phy_gate", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_dsi1_phy_div.hw + }, + .num_parents = 1, + /* config it in U-boot, ignore it to avoid display abnormal */ + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, + }, +}; + +static struct clk_regmap t7_eth_rmii_sel = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_ETH_CLK_CTRL, + .mask = 0x1, + .shift = 9, + .table = t7_dsi_phy_table + }, + .hw.init = &(struct clk_init_data){ + .name = "eth_rmii_sel", + .ops = &clk_regmap_mux_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div2.hw, + &t7_gp1_pll.hw + }, + .num_parents = 2 + }, +}; + +static struct clk_regmap t7_eth_rmii_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_ETH_CLK_CTRL, + .shift = 0, + .width = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "eth_rmii_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_eth_rmii_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_regmap t7_eth_rmii = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_ETH_CLK_CTRL, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "eth_rmii", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_eth_rmii_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT + }, +}; + +static struct clk_fixed_factor t7_eth_div8 = { + .mult = 1, + .div = 8, + .hw.init = &(struct clk_init_data){ + .name = "eth_div8", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_fclk_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_eth_125m = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_ETH_CLK_CTRL, + .bit_idx = 7, + }, + .hw.init = &(struct clk_init_data){ + .name = "eth_125m", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_eth_div8.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap t7_saradc_mux = { + .data = &(struct clk_regmap_mux_data) { + .offset = CLKCTRL_SAR_CLK_CTRL0, + .mask = 0x3, + .shift = 9, + }, + .hw.init = &(struct clk_init_data){ + .name = "saradc_mux", + .ops = &clk_regmap_mux_ops, + .parent_data = (const struct clk_parent_data []) { + { .fw_name = "xtal", }, + { .hw = &t7_sys_clk.hw }, + }, + .num_parents = 2, + }, +}; + +static struct clk_regmap t7_saradc_div = { + .data = &(struct clk_regmap_div_data) { + .offset = CLKCTRL_SAR_CLK_CTRL0, + .shift = 0, + .width = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "saradc_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_saradc_mux.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_saradc_gate = { + .data = &(struct clk_regmap_gate_data) { + .offset = CLKCTRL_SAR_CLK_CTRL0, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data){ + .name = "saradc_clk", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_saradc_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* gen clk */ +static u32 t7_gen_clk_mux_table[] = { 0, 5, 6, 7, 19, 21, 22, 23, 24, 25, 26, 27, 28 }; + +static const struct clk_parent_data t7_gen_clk_parent_names[] = { + { .fw_name = "xtal", }, + { .hw = &t7_gp0_pll.hw }, + { .hw = &t7_gp1_pll.hw }, + { .hw = &t7_hifi_pll.hw }, + { .hw = &t7_fclk_div2.hw }, + { .hw = &t7_fclk_div3.hw }, + { .hw = &t7_fclk_div4.hw }, + { .hw = &t7_fclk_div5.hw }, + { .hw = &t7_fclk_div7.hw }, + { .hw = &t7_mpll0.hw }, + { .hw = &t7_mpll1.hw }, + { .hw = &t7_mpll2.hw }, + { .hw = &t7_mpll3.hw } +}; + +static struct clk_regmap t7_gen_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = CLKCTRL_GEN_CLK_CTRL, + .mask = 0x1f, + .shift = 12, + .table = t7_gen_clk_mux_table, + }, + .hw.init = &(struct clk_init_data){ + .name = "gen_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = t7_gen_clk_parent_names, + .num_parents = ARRAY_SIZE(t7_gen_clk_parent_names), + }, +}; + +static struct clk_regmap t7_gen_div = { + .data = &(struct clk_regmap_div_data){ + .offset = CLKCTRL_GEN_CLK_CTRL, + .shift = 0, + .width = 11, + }, + .hw.init = &(struct clk_init_data){ + .name = "gen_div", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gen_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_gen = { + .data = &(struct clk_regmap_gate_data){ + .offset = CLKCTRL_GEN_CLK_CTRL, + .bit_idx = 11, + }, + .hw.init = &(struct clk_init_data) { + .name = "gen", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_gen_div.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_0_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .mask = 0x3, + .shift = 4, + }, + .hw.init = &(struct clk_init_data){ + .name = "mclk_0_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = (const struct clk_parent_data []) { + { .hw = &t7_mclk_pll.hw }, + { .fw_name = "xtal", }, + { .hw = &t7_mpll_50m.hw }, + }, + .num_parents = 3, + }, +}; + +static struct clk_fixed_factor t7_mclk_0_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "mclk_0_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_0_sel.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_0_pre = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .bit_idx = 2, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk_0_pre", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_0_div2.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_0 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .bit_idx = 0, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk_0", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_0_pre.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_1_sel = { + .data = &(struct clk_regmap_mux_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .mask = 0x3, + .shift = 12, + }, + .hw.init = &(struct clk_init_data){ + .name = "mclk_1_sel", + .ops = &clk_regmap_mux_ops, + .parent_data = (const struct clk_parent_data []) { + { .hw = &t7_mclk_pll.hw }, + { .fw_name = "xtal", }, + { .hw = &t7_mpll_50m.hw }, + }, + .num_parents = 3, + }, +}; + +static struct clk_fixed_factor t7_mclk_1_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "mclk_1_div2", + .ops = &clk_fixed_factor_ops, + .parent_hws = (const struct clk_hw *[]) { &t7_mclk_1_sel.hw }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_1_pre = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .bit_idx = 10, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk_1_pre", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_1_div2.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_regmap t7_mclk_1 = { + .data = &(struct clk_regmap_gate_data){ + .offset = ANACTRL_MCLK_PLL_CNTL4, + .bit_idx = 8, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk_1", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &t7_mclk_1_pre.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +#define MESON_T7_SYS_GATE(_name, _reg, _bit) \ +struct clk_regmap _name = { \ + .data = &(struct clk_regmap_gate_data) { \ + .offset = (_reg), \ + .bit_idx = (_bit), \ + }, \ + .hw.init = &(struct clk_init_data) { \ + .name = #_name, \ + .ops = &clk_regmap_gate_ops, \ + .parent_hws = (const struct clk_hw *[]) { \ + &t7_sys_clk.hw \ + }, \ + .num_parents = 1, \ + .flags = CLK_IGNORE_UNUSED, \ + }, \ +} + +/*CLKCTRL_SYS_CLK_EN0_REG0*/ +static MESON_T7_SYS_GATE(t7_ddr, CLKCTRL_SYS_CLK_EN0_REG0, 0); +static MESON_T7_SYS_GATE(t7_dos, CLKCTRL_SYS_CLK_EN0_REG0, 1); +static MESON_T7_SYS_GATE(t7_mipi_dsi_a, CLKCTRL_SYS_CLK_EN0_REG0, 2); +static MESON_T7_SYS_GATE(t7_mipi_dsi_b, CLKCTRL_SYS_CLK_EN0_REG0, 3); +static MESON_T7_SYS_GATE(t7_ethphy, CLKCTRL_SYS_CLK_EN0_REG0, 4); +static MESON_T7_SYS_GATE(t7_mali, CLKCTRL_SYS_CLK_EN0_REG0, 6); +static MESON_T7_SYS_GATE(t7_aocpu, CLKCTRL_SYS_CLK_EN0_REG0, 13); +static MESON_T7_SYS_GATE(t7_aucpu, CLKCTRL_SYS_CLK_EN0_REG0, 14); +static MESON_T7_SYS_GATE(t7_cec, CLKCTRL_SYS_CLK_EN0_REG0, 16); +static MESON_T7_SYS_GATE(t7_gdc, CLKCTRL_SYS_CLK_EN0_REG0, 17); +static MESON_T7_SYS_GATE(t7_deswarp, CLKCTRL_SYS_CLK_EN0_REG0, 18); +static MESON_T7_SYS_GATE(t7_ampipe_nand, CLKCTRL_SYS_CLK_EN0_REG0, 19); +static MESON_T7_SYS_GATE(t7_ampipe_eth, CLKCTRL_SYS_CLK_EN0_REG0, 20); +static MESON_T7_SYS_GATE(t7_am2axi0, CLKCTRL_SYS_CLK_EN0_REG0, 21); +static MESON_T7_SYS_GATE(t7_am2axi1, CLKCTRL_SYS_CLK_EN0_REG0, 22); +static MESON_T7_SYS_GATE(t7_am2axi2, CLKCTRL_SYS_CLK_EN0_REG0, 23); +static MESON_T7_SYS_GATE(t7_sdemmca, CLKCTRL_SYS_CLK_EN0_REG0, 24); +static MESON_T7_SYS_GATE(t7_sdemmcb, CLKCTRL_SYS_CLK_EN0_REG0, 25); +static MESON_T7_SYS_GATE(t7_sdemmcc, CLKCTRL_SYS_CLK_EN0_REG0, 26); +static MESON_T7_SYS_GATE(t7_smartcard, CLKCTRL_SYS_CLK_EN0_REG0, 27); +static MESON_T7_SYS_GATE(t7_acodec, CLKCTRL_SYS_CLK_EN0_REG0, 28); +static MESON_T7_SYS_GATE(t7_spifc, CLKCTRL_SYS_CLK_EN0_REG0, 29); +static MESON_T7_SYS_GATE(t7_msr_clk, CLKCTRL_SYS_CLK_EN0_REG0, 30); +static MESON_T7_SYS_GATE(t7_ir_ctrl, CLKCTRL_SYS_CLK_EN0_REG0, 31); + +/*CLKCTRL_SYS_CLK_EN0_REG1*/ +static MESON_T7_SYS_GATE(t7_audio, CLKCTRL_SYS_CLK_EN0_REG1, 0); +static MESON_T7_SYS_GATE(t7_eth, CLKCTRL_SYS_CLK_EN0_REG1, 3); +static MESON_T7_SYS_GATE(t7_uart_a, CLKCTRL_SYS_CLK_EN0_REG1, 5); +static MESON_T7_SYS_GATE(t7_uart_b, CLKCTRL_SYS_CLK_EN0_REG1, 6); +static MESON_T7_SYS_GATE(t7_uart_c, CLKCTRL_SYS_CLK_EN0_REG1, 7); +static MESON_T7_SYS_GATE(t7_uart_d, CLKCTRL_SYS_CLK_EN0_REG1, 8); +static MESON_T7_SYS_GATE(t7_uart_e, CLKCTRL_SYS_CLK_EN0_REG1, 9); +static MESON_T7_SYS_GATE(t7_uart_f, CLKCTRL_SYS_CLK_EN0_REG1, 10); +static MESON_T7_SYS_GATE(t7_aififo, CLKCTRL_SYS_CLK_EN0_REG1, 11); +static MESON_T7_SYS_GATE(t7_spicc2, CLKCTRL_SYS_CLK_EN0_REG1, 12); +static MESON_T7_SYS_GATE(t7_spicc3, CLKCTRL_SYS_CLK_EN0_REG1, 13); +static MESON_T7_SYS_GATE(t7_spicc4, CLKCTRL_SYS_CLK_EN0_REG1, 14); +static MESON_T7_SYS_GATE(t7_ts_a73, CLKCTRL_SYS_CLK_EN0_REG1, 15); +static MESON_T7_SYS_GATE(t7_ts_a53, CLKCTRL_SYS_CLK_EN0_REG1, 16); +static MESON_T7_SYS_GATE(t7_spicc5, CLKCTRL_SYS_CLK_EN0_REG1, 17); +static MESON_T7_SYS_GATE(t7_g2d, CLKCTRL_SYS_CLK_EN0_REG1, 20); +static MESON_T7_SYS_GATE(t7_spicc0, CLKCTRL_SYS_CLK_EN0_REG1, 21); +static MESON_T7_SYS_GATE(t7_spicc1, CLKCTRL_SYS_CLK_EN0_REG1, 22); +static MESON_T7_SYS_GATE(t7_pcie, CLKCTRL_SYS_CLK_EN0_REG1, 24); +static MESON_T7_SYS_GATE(t7_usb, CLKCTRL_SYS_CLK_EN0_REG1, 26); +static MESON_T7_SYS_GATE(t7_pcie_phy, CLKCTRL_SYS_CLK_EN0_REG1, 27); +static MESON_T7_SYS_GATE(t7_i2c_ao_a, CLKCTRL_SYS_CLK_EN0_REG1, 28); +static MESON_T7_SYS_GATE(t7_i2c_ao_b, CLKCTRL_SYS_CLK_EN0_REG1, 29); +static MESON_T7_SYS_GATE(t7_i2c_m_a, CLKCTRL_SYS_CLK_EN0_REG1, 30); +static MESON_T7_SYS_GATE(t7_i2c_m_b, CLKCTRL_SYS_CLK_EN0_REG1, 31); + +/*CLKCTRL_SYS_CLK_EN0_REG2*/ +static MESON_T7_SYS_GATE(t7_i2c_m_c, CLKCTRL_SYS_CLK_EN0_REG2, 0); +static MESON_T7_SYS_GATE(t7_i2c_m_d, CLKCTRL_SYS_CLK_EN0_REG2, 1); +static MESON_T7_SYS_GATE(t7_i2c_m_e, CLKCTRL_SYS_CLK_EN0_REG2, 2); +static MESON_T7_SYS_GATE(t7_i2c_m_f, CLKCTRL_SYS_CLK_EN0_REG2, 3); +static MESON_T7_SYS_GATE(t7_hdmitx_apb, CLKCTRL_SYS_CLK_EN0_REG2, 4); +static MESON_T7_SYS_GATE(t7_i2c_s_a, CLKCTRL_SYS_CLK_EN0_REG2, 5); +static MESON_T7_SYS_GATE(t7_hdmirx_pclk, CLKCTRL_SYS_CLK_EN0_REG2, 8); +static MESON_T7_SYS_GATE(t7_mmc_apb, CLKCTRL_SYS_CLK_EN0_REG2, 11); +static MESON_T7_SYS_GATE(t7_mipi_isp_pclk, CLKCTRL_SYS_CLK_EN0_REG2, 17); +static MESON_T7_SYS_GATE(t7_rsa, CLKCTRL_SYS_CLK_EN0_REG2, 18); +static MESON_T7_SYS_GATE(t7_pclk_sys_cpu_apb, CLKCTRL_SYS_CLK_EN0_REG2, 19); +static MESON_T7_SYS_GATE(t7_a73pclk_cpu_apb, CLKCTRL_SYS_CLK_EN0_REG2, 20); +static MESON_T7_SYS_GATE(t7_dspa, CLKCTRL_SYS_CLK_EN0_REG2, 21); +static MESON_T7_SYS_GATE(t7_dspb, CLKCTRL_SYS_CLK_EN0_REG2, 22); +static MESON_T7_SYS_GATE(t7_vpu_intr, CLKCTRL_SYS_CLK_EN0_REG2, 25); +static MESON_T7_SYS_GATE(t7_sar_adc, CLKCTRL_SYS_CLK_EN0_REG2, 28); +static MESON_T7_SYS_GATE(t7_gic, CLKCTRL_SYS_CLK_EN0_REG2, 30); +static MESON_T7_SYS_GATE(t7_ts_gpu, CLKCTRL_SYS_CLK_EN0_REG2, 31); + +/*CLKCTRL_SYS_CLK_EN0_REG3*/ +static MESON_T7_SYS_GATE(t7_ts_nna, CLKCTRL_SYS_CLK_EN0_REG3, 0); +static MESON_T7_SYS_GATE(t7_ts_vpu, CLKCTRL_SYS_CLK_EN0_REG3, 1); +static MESON_T7_SYS_GATE(t7_ts_hevc, CLKCTRL_SYS_CLK_EN0_REG3, 2); +static MESON_T7_SYS_GATE(t7_pwm_ao_ab, CLKCTRL_SYS_CLK_EN0_REG3, 3); +static MESON_T7_SYS_GATE(t7_pwm_ao_cd, CLKCTRL_SYS_CLK_EN0_REG3, 4); +static MESON_T7_SYS_GATE(t7_pwm_ao_ef, CLKCTRL_SYS_CLK_EN0_REG3, 5); +static MESON_T7_SYS_GATE(t7_pwm_ao_gh, CLKCTRL_SYS_CLK_EN0_REG3, 6); +static MESON_T7_SYS_GATE(t7_pwm_ab, CLKCTRL_SYS_CLK_EN0_REG3, 7); +static MESON_T7_SYS_GATE(t7_pwm_cd, CLKCTRL_SYS_CLK_EN0_REG3, 8); +static MESON_T7_SYS_GATE(t7_pwm_ef, CLKCTRL_SYS_CLK_EN0_REG3, 9); + +/* Array of all clocks provided by this provider */ +static struct clk_hw_onecell_data t7_hw_onecell_data = { + .hws = { + [CLKID_FIXED_PLL_DCO] = &t7_fixed_pll_dco.hw, + [CLKID_FIXED_PLL] = &t7_fixed_pll.hw, + [CLKID_SYS_PLL_DCO] = &t7_sys_pll_dco.hw, + [CLKID_SYS_PLL] = &t7_sys_pll.hw, + [CLKID_SYS1_PLL_DCO] = &t7_sys1_pll_dco.hw, + [CLKID_SYS1_PLL] = &t7_sys1_pll.hw, + [CLKID_FCLK_DIV2_DIV] = &t7_fclk_div2_div.hw, + [CLKID_FCLK_DIV2] = &t7_fclk_div2.hw, + [CLKID_FCLK_DIV3_DIV] = &t7_fclk_div3_div.hw, + [CLKID_FCLK_DIV3] = &t7_fclk_div3.hw, + [CLKID_FCLK_DIV4_DIV] = &t7_fclk_div4_div.hw, + [CLKID_FCLK_DIV4] = &t7_fclk_div4.hw, + [CLKID_FCLK_DIV5_DIV] = &t7_fclk_div5_div.hw, + [CLKID_FCLK_DIV5] = &t7_fclk_div5.hw, + [CLKID_FCLK_DIV7_DIV] = &t7_fclk_div7_div.hw, + [CLKID_FCLK_DIV7] = &t7_fclk_div7.hw, + [CLKID_FCLK_DIV2P5_DIV] = &t7_fclk_div2p5_div.hw, + [CLKID_FCLK_DIV2P5] = &t7_fclk_div2p5.hw, + [CLKID_GP0_PLL_DCO] = &t7_gp0_pll_dco.hw, + [CLKID_GP0_PLL] = &t7_gp0_pll.hw, + [CLKID_GP1_PLL_DCO] = &t7_gp1_pll_dco.hw, + [CLKID_GP1_PLL] = &t7_gp1_pll.hw, + [CLKID_MCLK_PLL_DCO] = &t7_mclk_pll_dco.hw, + [CLKID_MCLK_PRE] = &t7_mclk_pre_od.hw, + [CLKID_MCLK_PLL] = &t7_mclk_pll.hw, + [CLKID_CPU_CLK] = &t7_cpu_clk.hw, + [CLKID_A73_CLK] = &t7_a73_clk.hw, + [CLKID_HIFI_PLL_DCO] = &t7_hifi_pll_dco.hw, + [CLKID_HIFI_PLL] = &t7_hifi_pll.hw, + [CLKID_PCIE_PLL_DCO] = &t7_pcie_pll_dco.hw, + [CLKID_PCIE_PLL_DCO_DIV2] = &t7_pcie_pll_dco_div2.hw, + [CLKID_PCIE_PLL_OD] = &t7_pcie_pll_od.hw, + [CLKID_PCIE_PLL] = &t7_pcie_pll.hw, + [CLKID_PCIE_BGP] = &t7_pcie_bgp.hw, + [CLKID_PCIE_HCSL] = &t7_pcie_hcsl.hw, + [CLKID_HDMI_PLL_DCO] = &t7_hdmi_pll_dco.hw, + [CLKID_HDMI_PLL_OD] = &t7_hdmi_pll_od.hw, + [CLKID_HDMI_PLL] = &t7_hdmi_pll.hw, + [CLKID_MPLL_50M_DIV] = &t7_mpll_50m_div.hw, + [CLKID_MPLL_50M] = &t7_mpll_50m.hw, + [CLKID_MPLL_PREDIV] = &t7_mpll_prediv.hw, + [CLKID_MPLL0_DIV] = &t7_mpll0_div.hw, + [CLKID_MPLL0] = &t7_mpll0.hw, + [CLKID_MPLL1_DIV] = &t7_mpll1_div.hw, + [CLKID_MPLL1] = &t7_mpll1.hw, + [CLKID_MPLL2_DIV] = &t7_mpll2_div.hw, + [CLKID_MPLL2] = &t7_mpll2.hw, + [CLKID_MPLL3_DIV] = &t7_mpll3_div.hw, + [CLKID_MPLL3] = &t7_mpll3.hw, + [CLKID_RTC_32K_CLKIN] = &t7_rtc_32k_clkin.hw, + [CLKID_RTC_32K_DIV] = &t7_rtc_32k_div.hw, + [CLKID_RTC_32K_XATL] = &t7_rtc_32k_xtal.hw, + [CLKID_RTC_32K_MUX] = &t7_rtc_32k_sel.hw, + [CLKID_RTC_CLK] = &t7_rtc_clk.hw, + [CLKID_SYS_CLK_B_MUX] = &t7_sysclk_b_sel.hw, + [CLKID_SYS_CLK_B_DIV] = &t7_sysclk_b_div.hw, + [CLKID_SYS_CLK_B_GATE] = &t7_sysclk_b.hw, + [CLKID_SYS_CLK_A_MUX] = &t7_sysclk_a_sel.hw, + [CLKID_SYS_CLK_A_DIV] = &t7_sysclk_a_div.hw, + [CLKID_SYS_CLK_A_GATE] = &t7_sysclk_a.hw, + [CLKID_SYS_CLK] = &t7_sys_clk.hw, + [CLKID_CECA_32K_CLKIN] = &t7_ceca_32k_clkin.hw, + [CLKID_CECA_32K_DIV] = &t7_ceca_32k_div.hw, + [CLKID_CECA_32K_MUX_PRE] = &t7_ceca_32k_sel_pre.hw, + [CLKID_CECA_32K_MUX] = &t7_ceca_32k_sel.hw, + [CLKID_CECA_32K_CLKOUT] = &t7_ceca_32k_clkout.hw, + [CLKID_CECB_32K_CLKIN] = &t7_cecb_32k_clkin.hw, + [CLKID_CECB_32K_DIV] = &t7_cecb_32k_div.hw, + [CLKID_CECB_32K_MUX_PRE] = &t7_cecb_32k_sel_pre.hw, + [CLKID_CECB_32K_MUX] = &t7_cecb_32k_sel.hw, + [CLKID_CECB_32K_CLKOUT] = &t7_cecb_32k_clkout.hw, + [CLKID_SC_CLK_MUX] = &t7_sc_clk_mux.hw, + [CLKID_SC_CLK_DIV] = &t7_sc_clk_div.hw, + [CLKID_SC_CLK_GATE] = &t7_sc_clk_gate.hw, + [CLKID_DSPA_CLK_B_MUX] = &t7_dspa_b_mux.hw, + [CLKID_DSPA_CLK_B_DIV] = &t7_dspa_b_div.hw, + [CLKID_DSPA_CLK_B_GATE] = &t7_dspa_b_gate.hw, + [CLKID_DSPA_CLK_A_MUX] = &t7_dspa_a_mux.hw, + [CLKID_DSPA_CLK_A_DIV] = &t7_dspa_a_div.hw, + [CLKID_DSPA_CLK_A_GATE] = &t7_dspa_a_gate.hw, + [CLKID_DSPA_CLK] = &t7_dspa_mux.hw, + [CLKID_DSPB_CLK_B_MUX] = &t7_dspb_b_mux.hw, + [CLKID_DSPB_CLK_B_DIV] = &t7_dspb_b_div.hw, + [CLKID_DSPB_CLK_B_GATE] = &t7_dspb_b_gate.hw, + [CLKID_DSPB_CLK_A_MUX] = &t7_dspb_a_mux.hw, + [CLKID_DSPB_CLK_A_DIV] = &t7_dspb_a_div.hw, + [CLKID_DSPB_CLK_A_GATE] = &t7_dspb_a_gate.hw, + [CLKID_DSPB_CLK] = &t7_dspb_mux.hw, + [CLKID_24M_CLK_GATE] = &t7_24M_clk_gate.hw, + [CLKID_12M_CLK_DIV] = &t7_12M_clk_div.hw, + [CLKID_12M_CLK_GATE] = &t7_12M_clk_gate.hw, + [CLKID_25M_CLK_DIV] = &t7_25M_clk_div.hw, + [CLKID_25M_CLK_GATE] = &t7_25M_clk_gate.hw, + [CLKID_VID_PLL] = &t7_vid_pll_div.hw, + [CLKID_VID_PLL_MUX] = &t7_vid_pll_sel.hw, + [CLKID_VID_PLL] = &t7_vid_pll.hw, + [CLKID_VCLK_MUX] = &t7_vclk_sel.hw, + [CLKID_VCLK2_MUX] = &t7_vclk2_sel.hw, + [CLKID_VCLK_INPUT] = &t7_vclk_input.hw, + [CLKID_VCLK2_INPUT] = &t7_vclk2_input.hw, + [CLKID_VCLK_DIV] = &t7_vclk_div.hw, + [CLKID_VCLK2_DIV] = &t7_vclk2_div.hw, + [CLKID_VCLK] = &t7_vclk.hw, + [CLKID_VCLK2] = &t7_vclk2.hw, + [CLKID_VCLK_DIV1] = &t7_vclk_div1.hw, + [CLKID_VCLK_DIV2_EN] = &t7_vclk_div2_en.hw, + [CLKID_VCLK_DIV4_EN] = &t7_vclk_div4_en.hw, + [CLKID_VCLK_DIV6_EN] = &t7_vclk_div6_en.hw, + [CLKID_VCLK_DIV12_EN] = &t7_vclk_div12_en.hw, + [CLKID_VCLK2_DIV1] = &t7_vclk2_div1.hw, + [CLKID_VCLK2_DIV2_EN] = &t7_vclk2_div2_en.hw, + [CLKID_VCLK2_DIV4_EN] = &t7_vclk2_div4_en.hw, + [CLKID_VCLK2_DIV6_EN] = &t7_vclk2_div6_en.hw, + [CLKID_VCLK2_DIV12_EN] = &t7_vclk2_div12_en.hw, + [CLKID_VCLK_DIV2] = &t7_vclk_div2.hw, + [CLKID_VCLK_DIV4] = &t7_vclk_div4.hw, + [CLKID_VCLK_DIV6] = &t7_vclk_div6.hw, + [CLKID_VCLK_DIV12] = &t7_vclk_div12.hw, + [CLKID_VCLK2_DIV2] = &t7_vclk2_div2.hw, + [CLKID_VCLK2_DIV4] = &t7_vclk2_div4.hw, + [CLKID_VCLK2_DIV6] = &t7_vclk2_div6.hw, + [CLKID_VCLK2_DIV12] = &t7_vclk2_div12.hw, + [CLKID_CTS_ENCI_MUX] = &t7_cts_enci_sel.hw, + [CLKID_CTS_ENCP_MUX] = &t7_cts_encp_sel.hw, + [CLKID_CTS_VDAC_MUX] = &t7_cts_vdac_sel.hw, + [CLKID_HDMI_TX_MUX] = &t7_hdmi_tx_sel.hw, + [CLKID_CTS_ENCI] = &t7_cts_enci.hw, + [CLKID_CTS_ENCP] = &t7_cts_encp.hw, + [CLKID_CTS_VDAC] = &t7_cts_vdac.hw, + [CLKID_HDMI_TX] = &t7_hdmi_tx.hw, + [CLKID_HDMITX_SYS_MUX] = &t7_hdmitx_sys_sel.hw, + [CLKID_HDMITX_SYS_DIV] = &t7_hdmitx_sys_div.hw, + [CLKID_HDMITX_SYS] = &t7_hdmitx_sys.hw, + [CLKID_HDMITX_PRIF_MUX] = &t7_hdmitx_prif_sel.hw, + [CLKID_HDMITX_PRIF_DIV] = &t7_hdmitx_prif_div.hw, + [CLKID_HDMITX_PRIF] = &t7_hdmitx_prif.hw, + [CLKID_HDMITX_200M_MUX] = &t7_hdmitx_200m_sel.hw, + [CLKID_HDMITX_200M_DIV] = &t7_hdmitx_200m_div.hw, + [CLKID_HDMITX_200M] = &t7_hdmitx_200m.hw, + [CLKID_HDMITX_AUD_MUX] = &t7_hdmitx_aud_sel.hw, + [CLKID_HDMITX_AUD_DIV] = &t7_hdmitx_aud_div.hw, + [CLKID_HDMITX_AUD] = &t7_hdmitx_aud.hw, + [CLKID_HDMIRX_5M_MUX] = &t7_hdmirx_5m_sel.hw, + [CLKID_HDMIRX_5M_DIV] = &t7_hdmirx_5m_div.hw, + [CLKID_HDMIRX_5M] = &t7_hdmirx_5m.hw, + [CLKID_HDMIRX_2M_MUX] = &t7_hdmirx_2m_sel.hw, + [CLKID_HDMIRX_2M_DIV] = &t7_hdmirx_2m_div.hw, + [CLKID_HDMIRX_2M] = &t7_hdmirx_2m.hw, + [CLKID_HDMIRX_CFG_MUX] = &t7_hdmirx_cfg_sel.hw, + [CLKID_HDMIRX_CFG_DIV] = &t7_hdmirx_cfg_div.hw, + [CLKID_HDMIRX_CFG] = &t7_hdmirx_cfg.hw, + [CLKID_HDMIRX_HDCP_MUX] = &t7_hdmirx_hdcp_sel.hw, + [CLKID_HDMIRX_HDCP_DIV] = &t7_hdmirx_hdcp_div.hw, + [CLKID_HDMIRX_HDCP] = &t7_hdmirx_hdcp.hw, + [CLKID_HDMIRX_AUD_PLL_MUX] = &t7_hdmirx_aud_pll_sel.hw, + [CLKID_HDMIRX_AUD_PLL_DIV] = &t7_hdmirx_aud_pll_div.hw, + [CLKID_HDMIRX_AUD_PLL] = &t7_hdmirx_aud_pll.hw, + [CLKID_HDMIRX_ACR_MUX] = &t7_hdmirx_acr_sel.hw, + [CLKID_HDMIRX_ACR_DIV] = &t7_hdmirx_acr_div.hw, + [CLKID_HDMIRX_ACR] = &t7_hdmirx_acr.hw, + [CLKID_HDMIRX_METER_MUX] = &t7_hdmirx_meter_sel.hw, + [CLKID_HDMIRX_METER_DIV] = &t7_hdmirx_meter_div.hw, + [CLKID_HDMIRX_METER] = &t7_hdmirx_meter.hw, + [CLKID_MCLK_0_SEL] = &t7_mclk_0_sel.hw, + [CLKID_MCLK_0_DIV2] = &t7_mclk_0_div2.hw, + [CLKID_MCLK_0_PRE] = &t7_mclk_0_pre.hw, + [CLKID_MCLK_0] = &t7_mclk_0.hw, + [CLKID_MCLK_1_SEL] = &t7_mclk_1_sel.hw, + [CLKID_MCLK_1_DIV2] = &t7_mclk_1_div2.hw, + [CLKID_MCLK_1_PRE] = &t7_mclk_1_pre.hw, + [CLKID_MCLK_1] = &t7_mclk_1.hw, + [CLKID_TS_CLK_DIV] = &t7_ts_clk_div.hw, + [CLKID_TS_CLK_GATE] = &t7_ts_clk_gate.hw, + [CLKID_MALI_0_SEL] = &t7_mali_0_sel.hw, + [CLKID_MALI_0_DIV] = &t7_mali_0_div.hw, + [CLKID_MALI_0] = &t7_mali_0.hw, + [CLKID_MALI_1_SEL] = &t7_mali_1_sel.hw, + [CLKID_MALI_1_DIV] = &t7_mali_1_div.hw, + [CLKID_MALI_1] = &t7_mali_1.hw, + [CLKID_MALI_MUX] = &t7_mali_mux.hw, + [CLKID_VDEC_P0_MUX] = &t7_vdec_p0_mux.hw, + [CLKID_VDEC_P0_DIV] = &t7_vdec_p0_div.hw, + [CLKID_VDEC_P0] = &t7_vdec_p0.hw, + [CLKID_VDEC_P1_MUX] = &t7_vdec_p1_mux.hw, + [CLKID_VDEC_P1_DIV] = &t7_vdec_p1_div.hw, + [CLKID_VDEC_P1] = &t7_vdec_p1.hw, + [CLKID_VDEC_MUX] = &t7_vdec_mux.hw, + [CLKID_HCODEC_P0_MUX] = &t7_hcodec_p0_mux.hw, + [CLKID_HCODEC_P0_DIV] = &t7_hcodec_p0_div.hw, + [CLKID_HCODEC_P0] = &t7_hcodec_p0.hw, + [CLKID_HCODEC_P1_MUX] = &t7_hcodec_p1_mux.hw, + [CLKID_HCODEC_P1_DIV] = &t7_hcodec_p1_div.hw, + [CLKID_HCODEC_P1] = &t7_hcodec_p1.hw, + [CLKID_HCODEC_MUX] = &t7_hcodec_mux.hw, + [CLKID_HEVCB_P0_MUX] = &t7_hevcb_p0_mux.hw, + [CLKID_HEVCB_P0_DIV] = &t7_hevcb_p0_div.hw, + [CLKID_HEVCB_P0] = &t7_hevcb_p0.hw, + [CLKID_HEVCB_P1_MUX] = &t7_hevcb_p1_mux.hw, + [CLKID_HEVCB_P1_DIV] = &t7_hevcb_p1_div.hw, + [CLKID_HEVCB_P1] = &t7_hevcb_p1.hw, + [CLKID_HEVCB_MUX] = &t7_hevcb_mux.hw, + [CLKID_HEVCF_P0_MUX] = &t7_hevcf_p0_mux.hw, + [CLKID_HEVCF_P0_DIV] = &t7_hevcf_p0_div.hw, + [CLKID_HEVCF_P0] = &t7_hevcf_p0.hw, + [CLKID_HEVCF_P1_MUX] = &t7_hevcf_p1_mux.hw, + [CLKID_HEVCF_P1_DIV] = &t7_hevcf_p1_div.hw, + [CLKID_HEVCF_P1] = &t7_hevcf_p1.hw, + [CLKID_HEVCF_MUX] = &t7_hevcf_mux.hw, + [CLKID_WAVE_A_MUX] = &t7_wave_a_sel.hw, + [CLKID_WAVE_A_DIV] = &t7_wave_a_div.hw, + [CLKID_WAVE_A_GATE] = &t7_wave_aclk.hw, + [CLKID_WAVE_B_MUX] = &t7_wave_b_sel.hw, + [CLKID_WAVE_B_DIV] = &t7_wave_b_div.hw, + [CLKID_WAVE_B_GATE] = &t7_wave_bclk.hw, + [CLKID_WAVE_C_MUX] = &t7_wave_c_sel.hw, + [CLKID_WAVE_C_DIV] = &t7_wave_c_div.hw, + [CLKID_WAVE_C_GATE] = &t7_wave_cclk.hw, + [CLKID_MIPI_ISP_MUX] = &t7_mipi_isp_sel.hw, + [CLKID_MIPI_ISP_DIV] = &t7_mipi_isp_div.hw, + [CLKID_MIPI_ISP] = &t7_mipi_isp.hw, + [CLKID_MIPI_CSI_PHY_SEL0] = &t7_mipi_csi_phy_sel0.hw, + [CLKID_MIPI_CSI_PHY_DIV0] = &t7_mipi_csi_phy_div0.hw, + [CLKID_MIPI_CSI_PHY0] = &t7_mipi_csi_phy0.hw, + [CLKID_MIPI_CSI_PHY_SEL1] = &t7_mipi_csi_phy_sel1.hw, + [CLKID_MIPI_CSI_PHY_DIV1] = &t7_mipi_csi_phy_div1.hw, + [CLKID_MIPI_CSI_PHY1] = &t7_mipi_csi_phy1.hw, + [CLKID_MIPI_CSI_PHY_CLK] = &t7_mipi_csi_phy_clk.hw, + [CLKID_VPU_0_MUX] = &t7_vpu_0_sel.hw, + [CLKID_VPU_0_DIV] = &t7_vpu_0_div.hw, + [CLKID_VPU_0] = &t7_vpu_0.hw, + [CLKID_VPU_1_MUX] = &t7_vpu_1_sel.hw, + [CLKID_VPU_1_DIV] = &t7_vpu_1_div.hw, + [CLKID_VPU_1] = &t7_vpu_1.hw, + [CLKID_VPU] = &t7_vpu.hw, + [CLKID_VPU_CLKB_TMP_MUX] = &t7_vpu_clkb_tmp_mux.hw, + [CLKID_VPU_CLKB_TMP_DIV] = &t7_vpu_clkb_tmp_div.hw, + [CLKID_VPU_CLKB_TMP] = &t7_vpu_clkb_tmp.hw, + [CLKID_VPU_CLKB_DIV] = &t7_vpu_clkb_div.hw, + [CLKID_VPU_CLKB] = &t7_vpu_clkb.hw, + [CLKID_VPU_CLKC_P0_MUX] = &t7_vpu_clkc_p0_mux.hw, + [CLKID_VPU_CLKC_P0_DIV] = &t7_vpu_clkc_p0_div.hw, + [CLKID_VPU_CLKC_P0] = &t7_vpu_clkc_p0.hw, + [CLKID_VPU_CLKC_P1_MUX] = &t7_vpu_clkc_p1_mux.hw, + [CLKID_VPU_CLKC_P1_DIV] = &t7_vpu_clkc_p1_div.hw, + [CLKID_VPU_CLKC_P1] = &t7_vpu_clkc_p1.hw, + [CLKID_VPU_CLKC_MUX] = &t7_vpu_clkc_mux.hw, + [CLKID_VAPB_0_MUX] = &t7_vapb_0_sel.hw, + [CLKID_VAPB_0_DIV] = &t7_vapb_0_div.hw, + [CLKID_VAPB_0] = &t7_vapb_0.hw, + [CLKID_VAPB_1_MUX] = &t7_vapb_1_sel.hw, + [CLKID_VAPB_1_DIV] = &t7_vapb_1_div.hw, + [CLKID_VAPB_1] = &t7_vapb_1.hw, + [CLKID_VAPB] = &t7_vapb.hw, + [CLKID_GDCCLK_0_MUX] = &t7_gdcclk_0_sel.hw, + [CLKID_GDCCLK_0_DIV] = &t7_gdcclk_0_div.hw, + [CLKID_GDCCLK_0] = &t7_gdcclk_0.hw, + [CLKID_GDCCLK_1_MUX] = &t7_gdcclk_1_sel.hw, + [CLKID_GDCCLK_1_DIV] = &t7_gdcclk_1_div.hw, + [CLKID_GDCCLK_1] = &t7_gdcclk_1.hw, + [CLKID_GDCCLK] = &t7_gdcclk.hw, + [CLKID_GDC_CLK] = &t7_gdc_clk.hw, + [CLKID_DEWARPCLK_0_MUX] = &t7_dewarpclk_0_sel.hw, + [CLKID_DEWARPCLK_0_DIV] = &t7_dewarpclk_0_div.hw, + [CLKID_DEWARPCLK_0] = &t7_dewarpclk_0.hw, + [CLKID_DEWARPCLK_1_MUX] = &t7_dewarpclk_1_sel.hw, + [CLKID_DEWARPCLK_1_DIV] = &t7_dewarpclk_1_div.hw, + [CLKID_DEWARPCLK_1] = &t7_dewarpclk_1.hw, + [CLKID_DEWARPCLK] = &t7_dewarpclk.hw, + [CLKID_DEWARP_CLK] = &t7_dewarp_clk.hw, + [CLKID_ANAKIN_0_MUX] = &t7_anakin_0_sel.hw, + [CLKID_ANAKIN_0_DIV] = &t7_anakin_0_div.hw, + [CLKID_ANAKIN_0] = &t7_anakin_0.hw, + [CLKID_ANAKIN_1_MUX] = &t7_anakin_1_sel.hw, + [CLKID_ANAKIN_1_DIV] = &t7_anakin_1_div.hw, + [CLKID_ANAKIN_1] = &t7_anakin_1.hw, + [CLKID_ANAKIN] = &t7_anakin.hw, + [CLKID_ANAKIN_CLK] = &t7_anakin_clk.hw, + [CLKID_GE2D] = &t7_ge2d_gate.hw, + [CLKID_VDIN_MEAS_MUX] = &t7_vdin_meas_mux.hw, + [CLKID_VDIN_MEAS_DIV] = &t7_vdin_meas_div.hw, + [CLKID_VDIN_MEAS_GATE] = &t7_vdin_meas_gate.hw, + [CLKID_VID_LOCK_DIV] = &t7_vid_lock_div.hw, + [CLKID_VID_LOCK] = &t7_vid_lock_clk.hw, + [CLKID_PWM_A_MUX] = &t7_pwm_a_mux.hw, + [CLKID_PWM_A_DIV] = &t7_pwm_a_div.hw, + [CLKID_PWM_A_GATE] = &t7_pwm_a_gate.hw, + [CLKID_PWM_B_MUX] = &t7_pwm_b_mux.hw, + [CLKID_PWM_B_DIV] = &t7_pwm_b_div.hw, + [CLKID_PWM_B_GATE] = &t7_pwm_b_gate.hw, + [CLKID_PWM_C_MUX] = &t7_pwm_c_mux.hw, + [CLKID_PWM_C_DIV] = &t7_pwm_c_div.hw, + [CLKID_PWM_C_GATE] = &t7_pwm_c_gate.hw, + [CLKID_PWM_D_MUX] = &t7_pwm_d_mux.hw, + [CLKID_PWM_D_DIV] = &t7_pwm_d_div.hw, + [CLKID_PWM_D_GATE] = &t7_pwm_d_gate.hw, + [CLKID_PWM_E_MUX] = &t7_pwm_e_mux.hw, + [CLKID_PWM_E_DIV] = &t7_pwm_e_div.hw, + [CLKID_PWM_E_GATE] = &t7_pwm_e_gate.hw, + [CLKID_PWM_F_MUX] = &t7_pwm_f_mux.hw, + [CLKID_PWM_F_DIV] = &t7_pwm_f_div.hw, + [CLKID_PWM_F_GATE] = &t7_pwm_f_gate.hw, + [CLKID_PWM_AO_A_MUX] = &t7_pwm_ao_a_mux.hw, + [CLKID_PWM_AO_A_DIV] = &t7_pwm_ao_a_div.hw, + [CLKID_PWM_AO_A_GATE] = &t7_pwm_ao_a_gate.hw, + [CLKID_PWM_AO_B_MUX] = &t7_pwm_ao_b_mux.hw, + [CLKID_PWM_AO_B_DIV] = &t7_pwm_ao_b_div.hw, + [CLKID_PWM_AO_B_GATE] = &t7_pwm_ao_b_gate.hw, + [CLKID_PWM_AO_C_MUX] = &t7_pwm_ao_c_mux.hw, + [CLKID_PWM_AO_C_DIV] = &t7_pwm_ao_c_div.hw, + [CLKID_PWM_AO_C_GATE] = &t7_pwm_ao_c_gate.hw, + [CLKID_PWM_AO_D_MUX] = &t7_pwm_ao_d_mux.hw, + [CLKID_PWM_AO_D_DIV] = &t7_pwm_ao_d_div.hw, + [CLKID_PWM_AO_D_GATE] = &t7_pwm_ao_d_gate.hw, + [CLKID_PWM_AO_E_MUX] = &t7_pwm_ao_e_mux.hw, + [CLKID_PWM_AO_E_DIV] = &t7_pwm_ao_e_div.hw, + [CLKID_PWM_AO_E_GATE] = &t7_pwm_ao_e_gate.hw, + [CLKID_PWM_AO_F_MUX] = &t7_pwm_ao_f_mux.hw, + [CLKID_PWM_AO_F_DIV] = &t7_pwm_ao_f_div.hw, + [CLKID_PWM_AO_F_GATE] = &t7_pwm_ao_f_gate.hw, + [CLKID_PWM_AO_G_MUX] = &t7_pwm_ao_g_mux.hw, + [CLKID_PWM_AO_G_DIV] = &t7_pwm_ao_g_div.hw, + [CLKID_PWM_AO_G_GATE] = &t7_pwm_ao_g_gate.hw, + [CLKID_PWM_AO_H_MUX] = &t7_pwm_ao_h_mux.hw, + [CLKID_PWM_AO_H_DIV] = &t7_pwm_ao_h_div.hw, + [CLKID_PWM_AO_H_GATE] = &t7_pwm_ao_h_gate.hw, + [CLKID_SPICC0_MUX] = &t7_spicc0_mux.hw, + [CLKID_SPICC0_DIV] = &t7_spicc0_div.hw, + [CLKID_SPICC0_GATE] = &t7_spicc0_gate.hw, + [CLKID_SPICC1_MUX] = &t7_spicc1_mux.hw, + [CLKID_SPICC1_DIV] = &t7_spicc1_div.hw, + [CLKID_SPICC1_GATE] = &t7_spicc1_gate.hw, + [CLKID_SPICC2_MUX] = &t7_spicc2_mux.hw, + [CLKID_SPICC2_DIV] = &t7_spicc2_div.hw, + [CLKID_SPICC2_GATE] = &t7_spicc2_gate.hw, + [CLKID_SPICC3_MUX] = &t7_spicc3_mux.hw, + [CLKID_SPICC3_DIV] = &t7_spicc3_div.hw, + [CLKID_SPICC3_GATE] = &t7_spicc3_gate.hw, + [CLKID_SPICC4_MUX] = &t7_spicc4_mux.hw, + [CLKID_SPICC4_DIV] = &t7_spicc4_div.hw, + [CLKID_SPICC4_GATE] = &t7_spicc4_gate.hw, + [CLKID_SPICC5_MUX] = &t7_spicc5_mux.hw, + [CLKID_SPICC5_DIV] = &t7_spicc5_div.hw, + [CLKID_SPICC5_GATE] = &t7_spicc5_gate.hw, + [CLKID_SD_EMMC_C_CLK_MUX] = &t7_sd_emmc_c_clk0_sel.hw, + [CLKID_SD_EMMC_C_CLK_DIV] = &t7_sd_emmc_c_clk0_div.hw, + [CLKID_SD_EMMC_C_CLK] = &t7_sd_emmc_c_clk0.hw, + [CLKID_SD_EMMC_A_CLK_MUX] = &t7_sd_emmc_a_clk0_sel.hw, + [CLKID_SD_EMMC_A_CLK_DIV] = &t7_sd_emmc_a_clk0_div.hw, + [CLKID_SD_EMMC_A_CLK] = &t7_sd_emmc_a_clk0.hw, + [CLKID_SD_EMMC_B_CLK_MUX] = &t7_sd_emmc_b_clk0_sel.hw, + [CLKID_SD_EMMC_B_CLK_DIV] = &t7_sd_emmc_b_clk0_div.hw, + [CLKID_SD_EMMC_B_CLK] = &t7_sd_emmc_b_clk0.hw, + [CLKID_DSI_A_MEAS_MUX] = &t7_dsi_a_meas_mux.hw, + [CLKID_DSI_A_MEAS_DIV] = &t7_dsi_a_meas_div.hw, + [CLKID_DSI_A_MEAS_GATE] = &t7_dsi_a_meas_gate.hw, + [CLKID_DSI_B_MEAS_MUX] = &t7_dsi_b_meas_mux.hw, + [CLKID_DSI_B_MEAS_DIV] = &t7_dsi_b_meas_div.hw, + [CLKID_DSI_B_MEAS_GATE] = &t7_dsi_b_meas_gate.hw, + [CLKID_DSI0_PHY_MUX] = &t7_dsi0_phy_mux.hw, + [CLKID_DSI0_PHY_DIV] = &t7_dsi0_phy_div.hw, + [CLKID_DSI0_PHY_GATE] = &t7_dsi0_phy_gate.hw, + [CLKID_DSI1_PHY_MUX] = &t7_dsi1_phy_mux.hw, + [CLKID_DSI1_PHY_DIV] = &t7_dsi1_phy_div.hw, + [CLKID_DSI1_PHY_GATE] = &t7_dsi1_phy_gate.hw, + [CLKID_ETH_RMII_SEL] = &t7_eth_rmii_sel.hw, + [CLKID_ETH_RMII_DIV] = &t7_eth_rmii_div.hw, + [CLKID_ETH_RMII] = &t7_eth_rmii.hw, + [CLKID_ETH_DIV8] = &t7_eth_div8.hw, + [CLKID_ETH_125M] = &t7_eth_125m.hw, + [CLKID_SARADC_MUX] = &t7_saradc_mux.hw, + [CLKID_SARADC_DIV] = &t7_saradc_div.hw, + [CLKID_SARADC_GATE] = &t7_saradc_gate.hw, + [CLKID_GEN_MUX] = &t7_gen_sel.hw, + [CLKID_GEN_DIV] = &t7_gen_div.hw, + [CLKID_GEN_GATE] = &t7_gen.hw, + + [CLKID_DDR] = &t7_ddr.hw, + [CLKID_DOS] = &t7_dos.hw, + [CLKID_MIPI_DSI_A] = &t7_mipi_dsi_a.hw, + [CLKID_MIPI_DSI_B] = &t7_mipi_dsi_b.hw, + [CLKID_ETHPHY] = &t7_ethphy.hw, + [CLKID_MALI] = &t7_mali.hw, + [CLKID_AOCPU] = &t7_aocpu.hw, + [CLKID_AUCPU] = &t7_aucpu.hw, + [CLKID_CEC] = &t7_cec.hw, + [CLKID_GDC] = &t7_gdc.hw, + [CLKID_DESWARP] = &t7_deswarp.hw, + [CLKID_AMPIPE_NAND] = &t7_ampipe_nand.hw, + [CLKID_AMPIPE_ETH] = &t7_ampipe_eth.hw, + [CLKID_AM2AXI0] = &t7_am2axi0.hw, + [CLKID_AM2AXI1] = &t7_am2axi1.hw, + [CLKID_AM2AXI2] = &t7_am2axi2.hw, + [CLKID_SD_EMMC_A] = &t7_sdemmca.hw, + [CLKID_SD_EMMC_B] = &t7_sdemmcb.hw, + [CLKID_SD_EMMC_C] = &t7_sdemmcc.hw, + [CLKID_SMARTCARD] = &t7_smartcard.hw, + [CLKID_ACODEC] = &t7_acodec.hw, + [CLKID_SPIFC] = &t7_spifc.hw, + [CLKID_MSR_CLK] = &t7_msr_clk.hw, + [CLKID_IR_CTRL] = &t7_ir_ctrl.hw, + + [CLKID_AUDIO] = &t7_audio.hw, + [CLKID_ETH] = &t7_eth.hw, + [CLKID_UART_A] = &t7_uart_a.hw, + [CLKID_UART_B] = &t7_uart_b.hw, + [CLKID_UART_C] = &t7_uart_c.hw, + [CLKID_UART_D] = &t7_uart_d.hw, + [CLKID_UART_E] = &t7_uart_e.hw, + [CLKID_UART_F] = &t7_uart_f.hw, + [CLKID_AIFIFO] = &t7_aififo.hw, + [CLKID_SPICC2] = &t7_spicc2.hw, + [CLKID_SPICC3] = &t7_spicc3.hw, + [CLKID_SPICC4] = &t7_spicc4.hw, + [CLKID_TS_A73] = &t7_ts_a73.hw, + [CLKID_TS_A53] = &t7_ts_a53.hw, + [CLKID_SPICC5] = &t7_spicc5.hw, + [CLKID_G2D] = &t7_g2d.hw, + [CLKID_SPICC0] = &t7_spicc0.hw, + [CLKID_SPICC1] = &t7_spicc1.hw, + [CLKID_PCIE] = &t7_pcie.hw, + [CLKID_USB] = &t7_usb.hw, + [CLKID_PCIE_PHY] = &t7_pcie_phy.hw, + [CLKID_I2C_AO_A] = &t7_i2c_ao_a.hw, + [CLKID_I2C_AO_B] = &t7_i2c_ao_b.hw, + [CLKID_I2C_M_A] = &t7_i2c_m_a.hw, + [CLKID_I2C_M_B] = &t7_i2c_m_b.hw, + + [CLKID_I2C_M_C] = &t7_i2c_m_c.hw, + [CLKID_I2C_M_D] = &t7_i2c_m_d.hw, + [CLKID_I2C_M_E] = &t7_i2c_m_e.hw, + [CLKID_I2C_M_F] = &t7_i2c_m_f.hw, + [CLKID_HDMITX_APB] = &t7_hdmitx_apb.hw, + [CLKID_I2C_S_A] = &t7_i2c_s_a.hw, + [CLKID_HDMIRX_PCLK] = &t7_hdmirx_pclk.hw, + [CLKID_MMC_APB] = &t7_mmc_apb.hw, + [CLKID_MIPI_ISP_PCLK] = &t7_mipi_isp_pclk.hw, + [CLKID_RSA] = &t7_rsa.hw, + [CLKID_PCLK_SYS_CPU_APB] = &t7_pclk_sys_cpu_apb.hw, + [CLKID_A73PCLK_CPU_APB] = &t7_a73pclk_cpu_apb.hw, + [CLKID_DSPA] = &t7_dspa.hw, + [CLKID_DSPB] = &t7_dspb.hw, + [CLKID_VPU_INTR] = &t7_vpu_intr.hw, + [CLKID_SAR_ADC] = &t7_sar_adc.hw, + [CLKID_GIC] = &t7_gic.hw, + [CLKID_TS_GPU] = &t7_ts_gpu.hw, + [CLKID_TS_NNA] = &t7_ts_nna.hw, + [CLKID_TS_VPU] = &t7_ts_vpu.hw, + [CLKID_TS_HEVC] = &t7_ts_hevc.hw, + [CLKID_PWM_AB] = &t7_pwm_ab.hw, + [CLKID_PWM_CD] = &t7_pwm_cd.hw, + [CLKID_PWM_EF] = &t7_pwm_ef.hw, + [CLKID_PWM_AO_AB] = &t7_pwm_ao_ab.hw, + [CLKID_PWM_AO_CD] = &t7_pwm_ao_cd.hw, + [CLKID_PWM_AO_EF] = &t7_pwm_ao_ef.hw, + [CLKID_PWM_AO_GH] = &t7_pwm_ao_gh.hw, + + [NR_CLKS] = NULL + }, + .num = NR_CLKS, +}; + +/* Convenience table to populate regmap in .probe */ +static struct clk_regmap *const t7_clk_regmaps[] __initconst = { + &t7_rtc_32k_clkin, + &t7_rtc_32k_div, + &t7_rtc_32k_xtal, + &t7_rtc_32k_sel, + &t7_rtc_clk, + &t7_sysclk_b_sel, + &t7_sysclk_b_div, + &t7_sysclk_b, + &t7_sysclk_a_sel, + &t7_sysclk_a_div, + &t7_sysclk_a, + &t7_sys_clk, + &t7_ceca_32k_clkin, + &t7_ceca_32k_div, + &t7_ceca_32k_sel_pre, + &t7_ceca_32k_sel, + &t7_ceca_32k_clkout, + &t7_cecb_32k_clkin, + &t7_cecb_32k_div, + &t7_cecb_32k_sel_pre, + &t7_cecb_32k_sel, + &t7_cecb_32k_clkout, + &t7_sc_clk_mux, + &t7_sc_clk_div, + &t7_sc_clk_gate, + &t7_dspa_a_mux, + &t7_dspa_a_div, + &t7_dspa_a_gate, + &t7_dspa_b_mux, + &t7_dspa_b_div, + &t7_dspa_b_gate, + &t7_dspa_mux, + &t7_dspb_a_mux, + &t7_dspb_a_div, + &t7_dspb_a_gate, + &t7_dspb_b_mux, + &t7_dspb_b_div, + &t7_dspb_b_gate, + &t7_dspb_mux, + &t7_24M_clk_gate, + &t7_12M_clk_gate, + &t7_25M_clk_div, + &t7_25M_clk_gate, + &t7_vid_pll_div, + &t7_vid_pll_sel, + &t7_vid_pll, + &t7_vclk_sel, + &t7_vclk2_sel, + &t7_vclk_input, + &t7_vclk2_input, + &t7_vclk_div, + &t7_vclk2_div, + &t7_vclk, + &t7_vclk2, + &t7_vclk_div1, + &t7_vclk_div2_en, + &t7_vclk_div4_en, + &t7_vclk_div6_en, + &t7_vclk_div12_en, + &t7_vclk2_div1, + &t7_vclk2_div2_en, + &t7_vclk2_div4_en, + &t7_vclk2_div6_en, + &t7_vclk2_div12_en, + &t7_cts_enci_sel, + &t7_cts_encp_sel, + &t7_cts_vdac_sel, + &t7_hdmi_tx_sel, + &t7_cts_enci, + &t7_cts_encp, + &t7_cts_vdac, + &t7_hdmi_tx, + &t7_hdmitx_sys_sel, + &t7_hdmitx_sys_div, + &t7_hdmitx_sys, + &t7_hdmitx_prif_sel, + &t7_hdmitx_prif_div, + &t7_hdmitx_prif, + &t7_hdmitx_200m_sel, + &t7_hdmitx_200m_div, + &t7_hdmitx_200m, + &t7_hdmitx_aud_sel, + &t7_hdmitx_aud_div, + &t7_hdmitx_aud, + &t7_hdmirx_5m_sel, + &t7_hdmirx_5m_div, + &t7_hdmirx_5m, + &t7_hdmirx_2m_sel, + &t7_hdmirx_2m_div, + &t7_hdmirx_2m, + &t7_hdmirx_cfg_sel, + &t7_hdmirx_cfg_div, + &t7_hdmirx_cfg, + &t7_hdmirx_hdcp_sel, + &t7_hdmirx_hdcp_div, + &t7_hdmirx_hdcp, + &t7_hdmirx_aud_pll_sel, + &t7_hdmirx_aud_pll_div, + &t7_hdmirx_aud_pll, + &t7_hdmirx_acr_sel, + &t7_hdmirx_acr_div, + &t7_hdmirx_acr, + &t7_hdmirx_meter_sel, + &t7_hdmirx_meter_div, + &t7_hdmirx_meter, + &t7_ts_clk_div, + &t7_ts_clk_gate, + &t7_mali_0_sel, + &t7_mali_0_div, + &t7_mali_0, + &t7_mali_1_sel, + &t7_mali_1_div, + &t7_mali_1, + &t7_mali_mux, + &t7_vdec_p0_mux, + &t7_vdec_p0_div, + &t7_vdec_p0, + &t7_vdec_p1_mux, + &t7_vdec_p1_div, + &t7_vdec_p1, + &t7_vdec_mux, + &t7_hcodec_p0_mux, + &t7_hcodec_p0_div, + &t7_hcodec_p0, + &t7_hcodec_p1_mux, + &t7_hcodec_p1_div, + &t7_hcodec_p1, + &t7_hcodec_mux, + &t7_hevcb_p0_mux, + &t7_hevcb_p0_div, + &t7_hevcb_p0, + &t7_hevcb_p1_mux, + &t7_hevcb_p1_div, + &t7_hevcb_p1, + &t7_hevcb_mux, + &t7_hevcf_p0_mux, + &t7_hevcf_p0_div, + &t7_hevcf_p0, + &t7_hevcf_p1_mux, + &t7_hevcf_p1_div, + &t7_hevcf_p1, + &t7_hevcf_mux, + &t7_wave_a_sel, + &t7_wave_a_div, + &t7_wave_aclk, + &t7_wave_b_sel, + &t7_wave_b_div, + &t7_wave_bclk, + &t7_wave_c_sel, + &t7_wave_c_div, + &t7_wave_cclk, + &t7_mipi_isp_sel, + &t7_mipi_isp_div, + &t7_mipi_isp, + &t7_mipi_csi_phy_sel0, + &t7_mipi_csi_phy_div0, + &t7_mipi_csi_phy0, + &t7_mipi_csi_phy_sel1, + &t7_mipi_csi_phy_div1, + &t7_mipi_csi_phy1, + &t7_mipi_csi_phy_clk, + &t7_vpu_0_sel, + &t7_vpu_0_div, + &t7_vpu_0, + &t7_vpu_1_sel, + &t7_vpu_1_div, + &t7_vpu_1, + &t7_vpu, + &t7_vpu_clkb_tmp_mux, + &t7_vpu_clkb_tmp_div, + &t7_vpu_clkb_tmp, + &t7_vpu_clkb_div, + &t7_vpu_clkb, + &t7_vpu_clkc_p0_mux, + &t7_vpu_clkc_p0_div, + &t7_vpu_clkc_p0, + &t7_vpu_clkc_p1_mux, + &t7_vpu_clkc_p1_div, + &t7_vpu_clkc_p1, + &t7_vpu_clkc_mux, + &t7_vapb_0_sel, + &t7_vapb_0_div, + &t7_vapb_0, + &t7_vapb_1_sel, + &t7_vapb_1_div, + &t7_vapb_1, + &t7_vapb, + &t7_gdcclk_0_sel, + &t7_gdcclk_0_div, + &t7_gdcclk_0, + &t7_gdcclk_1_sel, + &t7_gdcclk_1_div, + &t7_gdcclk_1, + &t7_gdcclk, + &t7_gdc_clk, + &t7_dewarpclk_0_sel, + &t7_dewarpclk_0_div, + &t7_dewarpclk_0, + &t7_dewarpclk_1_sel, + &t7_dewarpclk_1_div, + &t7_dewarpclk_1, + &t7_dewarpclk, + &t7_dewarp_clk, + &t7_anakin_0_sel, + &t7_anakin_0_div, + &t7_anakin_0, + &t7_anakin_1_sel, + &t7_anakin_1_div, + &t7_anakin_1, + &t7_anakin, + &t7_anakin_clk, + &t7_ge2d_gate, + &t7_vdin_meas_mux, + &t7_vdin_meas_div, + &t7_vdin_meas_gate, + &t7_vid_lock_div, + &t7_vid_lock_clk, + &t7_pwm_a_mux, + &t7_pwm_a_div, + &t7_pwm_a_gate, + &t7_pwm_b_mux, + &t7_pwm_b_div, + &t7_pwm_b_gate, + &t7_pwm_c_mux, + &t7_pwm_c_div, + &t7_pwm_c_gate, + &t7_pwm_d_mux, + &t7_pwm_d_div, + &t7_pwm_d_gate, + &t7_pwm_e_mux, + &t7_pwm_e_div, + &t7_pwm_e_gate, + &t7_pwm_f_mux, + &t7_pwm_f_div, + &t7_pwm_f_gate, + &t7_pwm_ao_a_mux, + &t7_pwm_ao_a_div, + &t7_pwm_ao_a_gate, + &t7_pwm_ao_b_mux, + &t7_pwm_ao_b_div, + &t7_pwm_ao_b_gate, + &t7_pwm_ao_c_mux, + &t7_pwm_ao_c_div, + &t7_pwm_ao_c_gate, + &t7_pwm_ao_d_mux, + &t7_pwm_ao_d_div, + &t7_pwm_ao_d_gate, + &t7_pwm_ao_e_mux, + &t7_pwm_ao_e_div, + &t7_pwm_ao_e_gate, + &t7_pwm_ao_f_mux, + &t7_pwm_ao_f_div, + &t7_pwm_ao_f_gate, + &t7_pwm_ao_g_mux, + &t7_pwm_ao_g_div, + &t7_pwm_ao_g_gate, + &t7_pwm_ao_h_mux, + &t7_pwm_ao_h_div, + &t7_pwm_ao_h_gate, + &t7_spicc0_mux, + &t7_spicc0_div, + &t7_spicc0_gate, + &t7_spicc1_mux, + &t7_spicc1_div, + &t7_spicc1_gate, + &t7_spicc2_mux, + &t7_spicc2_div, + &t7_spicc2_gate, + &t7_spicc3_mux, + &t7_spicc3_div, + &t7_spicc3_gate, + &t7_spicc4_mux, + &t7_spicc4_div, + &t7_spicc4_gate, + &t7_spicc5_mux, + &t7_spicc5_div, + &t7_spicc5_gate, + &t7_sd_emmc_c_clk0_sel, + &t7_sd_emmc_c_clk0_div, + &t7_sd_emmc_c_clk0, + &t7_sd_emmc_a_clk0_sel, + &t7_sd_emmc_a_clk0_div, + &t7_sd_emmc_a_clk0, + &t7_sd_emmc_b_clk0_sel, + &t7_sd_emmc_b_clk0_div, + &t7_sd_emmc_b_clk0, + &t7_eth_rmii_sel, + &t7_eth_rmii_div, + &t7_eth_rmii, + &t7_eth_125m, + &t7_dsi_a_meas_mux, + &t7_dsi_a_meas_div, + &t7_dsi_a_meas_gate, + &t7_dsi_b_meas_mux, + &t7_dsi_b_meas_div, + &t7_dsi_b_meas_gate, + &t7_dsi0_phy_mux, + &t7_dsi0_phy_div, + &t7_dsi0_phy_gate, + &t7_dsi1_phy_mux, + &t7_dsi1_phy_div, + &t7_dsi1_phy_gate, + &t7_saradc_mux, + &t7_saradc_div, + &t7_saradc_gate, + &t7_gen_sel, + &t7_gen_div, + &t7_gen, + + &t7_ddr, + &t7_dos, + &t7_mipi_dsi_a, + &t7_mipi_dsi_b, + &t7_ethphy, + &t7_mali, + &t7_aocpu, + &t7_aucpu, + &t7_cec, + &t7_gdc, + &t7_deswarp, + &t7_ampipe_nand, + &t7_ampipe_eth, + &t7_am2axi0, + &t7_am2axi1, + &t7_am2axi2, + &t7_sdemmca, + &t7_sdemmcb, + &t7_sdemmcc, + &t7_smartcard, + &t7_acodec, + &t7_spifc, + &t7_msr_clk, + &t7_ir_ctrl, + &t7_audio, + &t7_eth, + &t7_uart_a, + &t7_uart_b, + &t7_uart_c, + &t7_uart_d, + &t7_uart_e, + &t7_uart_f, + &t7_aififo, + &t7_spicc2, + &t7_spicc3, + &t7_spicc4, + &t7_ts_a73, + &t7_ts_a53, + &t7_spicc5, + &t7_g2d, + &t7_spicc0, + &t7_spicc1, + &t7_pcie, + &t7_usb, + &t7_pcie_phy, + &t7_i2c_ao_a, + &t7_i2c_ao_b, + &t7_i2c_m_a, + &t7_i2c_m_b, + &t7_i2c_m_c, + &t7_i2c_m_d, + &t7_i2c_m_e, + &t7_i2c_m_f, + &t7_hdmitx_apb, + &t7_i2c_s_a, + &t7_hdmirx_pclk, + &t7_mmc_apb, + &t7_mipi_isp_pclk, + &t7_rsa, + &t7_pclk_sys_cpu_apb, + &t7_a73pclk_cpu_apb, + &t7_dspa, + &t7_dspb, + &t7_vpu_intr, + &t7_sar_adc, + &t7_gic, + &t7_ts_gpu, + &t7_ts_nna, + &t7_ts_vpu, + &t7_ts_hevc, + &t7_pwm_ab, + &t7_pwm_cd, + &t7_pwm_ef, + &t7_pwm_ao_ab, + &t7_pwm_ao_cd, + &t7_pwm_ao_ef, + &t7_pwm_ao_gh, +}; + +static struct clk_regmap *const t7_cpu_clk_regmaps[] __initconst = { + &t7_cpu_clk, + &t7_a73_clk, +}; + +static struct clk_regmap *const t7_pll_clk_regmaps[] __initconst = { + &t7_fixed_pll_dco, + &t7_fixed_pll, + &t7_sys_pll_dco, + &t7_sys_pll, + &t7_sys1_pll_dco, + &t7_sys1_pll, + &t7_fclk_div2, + &t7_fclk_div3, + &t7_fclk_div4, + &t7_fclk_div5, + &t7_fclk_div7, + &t7_fclk_div2p5, + &t7_gp0_pll_dco, + &t7_gp0_pll, + &t7_gp1_pll_dco, + &t7_gp1_pll, + &t7_mclk_pll_dco, + &t7_mclk_pre_od, + &t7_mclk_pll, + &t7_hifi_pll_dco, + &t7_hifi_pll, + &t7_pcie_pll_dco, + &t7_pcie_pll_od, + &t7_pcie_bgp, + &t7_pcie_hcsl, + &t7_hdmi_pll_dco, + &t7_hdmi_pll_od, + &t7_hdmi_pll, + &t7_mpll_50m, + &t7_mpll0_div, + &t7_mpll0, + &t7_mpll1_div, + &t7_mpll1, + &t7_mpll2_div, + &t7_mpll2, + &t7_mpll3_div, + &t7_mpll3, + &t7_mclk_0_sel, + &t7_mclk_0_pre, + &t7_mclk_0, + &t7_mclk_1_sel, + &t7_mclk_1_pre, + &t7_mclk_1 +}; + +static int meson_t7_dvfs_setup(struct platform_device *pdev) +{ + int ret; + + /* Setup cluster 0 clock notifier for sys_pll */ + ret = clk_notifier_register(t7_sys_pll.hw.clk, &t7_sys_pll_nb_data.nb); + if (ret) { + dev_err(&pdev->dev, "failed to register sys_pll notifier\n"); + return ret; + } + /* Setup cluster 1 clock notifier for sys1_pll */ + ret = clk_notifier_register(t7_sys1_pll.hw.clk, &t7_sys1_pll_nb_data.nb); + if (ret) { + dev_err(&pdev->dev, "failed to register sys1_pll notifier\n"); + return ret; + } + + return 0; +} + +static struct regmap_config clkc_regmap_config = { + .reg_bits = 32, + .val_bits = 32, + .reg_stride = 4, +}; + +static struct regmap *t7_regmap_resource(struct device *dev, char *name) +{ + struct device_node *node = dev->of_node; + struct resource res; + void __iomem *base; + int i; + + i = of_property_match_string(node, "reg-names", name); + if (of_address_to_resource(node, i, &res)) + return ERR_PTR(-ENOENT); + + base = devm_ioremap_resource(dev, &res); + if (IS_ERR(base)) + return ERR_CAST(base); + + clkc_regmap_config.max_register = resource_size(&res) - 4; + clkc_regmap_config.name = devm_kasprintf(dev, GFP_KERNEL, "%s-%s", node->name, name); + if (!clkc_regmap_config.name) + return ERR_PTR(-ENOMEM); + + return devm_regmap_init_mmio(dev, base, &clkc_regmap_config); +} + +static int __ref meson_t7_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct regmap *basic_map; + struct regmap *pll_map; + struct regmap *cpu_clk_map; + struct meson_clk_pll_data *mclk_data; + int ret, i; + + /* Get regmap for different clock area */ + basic_map = t7_regmap_resource(dev, "basic"); + if (IS_ERR(basic_map)) { + dev_err(dev, "basic clk registers not found\n"); + return PTR_ERR(basic_map); + } + + pll_map = t7_regmap_resource(dev, "pll"); + if (IS_ERR(pll_map)) { + dev_err(dev, "pll clk registers not found\n"); + return PTR_ERR(pll_map); + } + + cpu_clk_map = t7_regmap_resource(dev, "cpu_clk"); + if (IS_ERR(cpu_clk_map)) { + dev_err(dev, "cpu clk registers not found\n"); + return PTR_ERR(cpu_clk_map); + } + + /* Populate regmap for the regmap backed clocks */ + for (i = 0; i < ARRAY_SIZE(t7_clk_regmaps); i++) + t7_clk_regmaps[i]->map = basic_map; + + for (i = 0; i < ARRAY_SIZE(t7_cpu_clk_regmaps); i++) + t7_cpu_clk_regmaps[i]->map = cpu_clk_map; + + for (i = 0; i < ARRAY_SIZE(t7_pll_clk_regmaps); i++) + t7_pll_clk_regmaps[i]->map = pll_map; + regmap_write(pll_map, ANACTRL_MPLL_CTRL0, 0x00000543); + + mclk_data = t7_mclk_pll_dco.data; + + for (i = 0; i < t7_hw_onecell_data.num; i++) { + /* array might be sparse */ + if (!t7_hw_onecell_data.hws[i]) + continue; + + ret = devm_clk_hw_register(dev, t7_hw_onecell_data.hws[i]); + if (ret) { + dev_err(dev, "Clock registration failed\n"); + return ret; + } + } + meson_t7_dvfs_setup(pdev); + + + return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, &t7_hw_onecell_data); +} + +static const struct of_device_id clkc_match_table[] = { + { + .compatible = "amlogic,t7-clkc" + }, + {} +}; + +static struct platform_driver t7_driver = { + .probe = meson_t7_probe, + .driver = { + .name = "t7-clkc", + .of_match_table = clkc_match_table, + }, +}; + +builtin_platform_driver(t7_driver); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/meson/t7.h b/drivers/clk/meson/t7.h new file mode 100644 index 000000000000..25961a658054 --- /dev/null +++ b/drivers/clk/meson/t7.h @@ -0,0 +1,235 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ +/* + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. + */ + +#ifndef __T7_H +#define __T7_H + +/* basic clk: 0xfe000000 */ +#define CLKCTRL_OSCIN_CTRL (0x0001 << 2) +#define CLKCTRL_RTC_BY_OSCIN_CTRL0 (0x0002 << 2) +#define CLKCTRL_RTC_BY_OSCIN_CTRL1 (0x0003 << 2) +#define CLKCTRL_RTC_CTRL (0x0004 << 2) +#define CLKCTRL_CHECK_CLK_RESULT (0x0005 << 2) +#define CLKCTRL_MBIST_ATSPEED_CTRL (0x0006 << 2) +#define CLKCTRL_LOCK_BIT_REG0 (0x0008 << 2) +#define CLKCTRL_LOCK_BIT_REG1 (0x0009 << 2) +#define CLKCTRL_LOCK_BIT_REG2 (0x000a << 2) +#define CLKCTRL_LOCK_BIT_REG3 (0x000b << 2) +#define CLKCTRL_PROT_BIT_REG0 (0x000c << 2) +#define CLKCTRL_PROT_BIT_REG1 (0x000d << 2) +#define CLKCTRL_PROT_BIT_REG2 (0x000e << 2) +#define CLKCTRL_PROT_BIT_REG3 (0x000f << 2) +#define CLKCTRL_SYS_CLK_CTRL0 (0x0010 << 2) +#define CLKCTRL_SYS_CLK_EN0_REG0 (0x0011 << 2) +#define CLKCTRL_SYS_CLK_EN0_REG1 (0x0012 << 2) +#define CLKCTRL_SYS_CLK_EN0_REG2 (0x0013 << 2) +#define CLKCTRL_SYS_CLK_EN0_REG3 (0x0014 << 2) +#define CLKCTRL_SYS_CLK_EN1_REG0 (0x0015 << 2) +#define CLKCTRL_SYS_CLK_EN1_REG1 (0x0016 << 2) +#define CLKCTRL_SYS_CLK_EN1_REG2 (0x0017 << 2) +#define CLKCTRL_SYS_CLK_EN1_REG3 (0x0018 << 2) +#define CLKCTRL_SYS_CLK_VPU_EN0 (0x0019 << 2) +#define CLKCTRL_SYS_CLK_VPU_EN1 (0x001a << 2) +#define CLKCTRL_AXI_CLK_CTRL0 (0x001b << 2) +#define CLKCTRL_TST_CTRL0 (0x0020 << 2) +#define CLKCTRL_TST_CTRL1 (0x0021 << 2) +#define CLKCTRL_CECA_CTRL0 (0x0022 << 2) +#define CLKCTRL_CECA_CTRL1 (0x0023 << 2) +#define CLKCTRL_CECB_CTRL0 (0x0024 << 2) +#define CLKCTRL_CECB_CTRL1 (0x0025 << 2) +#define CLKCTRL_SC_CLK_CTRL (0x0026 << 2) +#define CLKCTRL_DSPA_CLK_CTRL0 (0x0027 << 2) +#define CLKCTRL_DSPB_CLK_CTRL0 (0x0028 << 2) +#define CLKCTRL_CLK12_24_CTRL (0x002a << 2) +#define CLKCTRL_ANAKIN_CLK_CTRL (0x002b << 2) +#define CLKCTRL_GDC_CLK_CTRL (0x002c << 2) +#define CLKCTRL_AMLGDC_CLK_CTRL (0x002d << 2) +#define CLKCTRL_VID_CLK0_CTRL (0x0030 << 2) +#define CLKCTRL_VID_CLK0_CTRL2 (0x0031 << 2) +#define CLKCTRL_VID_CLK0_DIV (0x0032 << 2) +#define CLKCTRL_VIID_CLK0_DIV (0x0033 << 2) +#define CLKCTRL_VIID_CLK0_CTRL (0x0034 << 2) +#define CLKCTRL_ENC0_HDMI_CLK_CTRL (0x0035 << 2) +#define CLKCTRL_ENC2_HDMI_CLK_CTRL (0x0036 << 2) +#define CLKCTRL_ENC_HDMI_CLK_CTRL (0x0037 << 2) +#define CLKCTRL_HDMI_CLK_CTRL (0x0038 << 2) +#define CLKCTRL_VID_PLL_CLK0_DIV (0x0039 << 2) +#define CLKCTRL_VPU_CLK_CTRL (0x003a << 2) +#define CLKCTRL_VPU_CLKB_CTRL (0x003b << 2) +#define CLKCTRL_VPU_CLKC_CTRL (0x003c << 2) +#define CLKCTRL_VID_LOCK_CLK_CTRL (0x003d << 2) +#define CLKCTRL_VDIN_MEAS_CLK_CTRL (0x003e << 2) +#define CLKCTRL_VAPBCLK_CTRL (0x003f << 2) +#define CLKCTRL_MIPIDSI_PHY_CLK_CTRL (0x0041 << 2) +#define CLKCTRL_MIPI_CSI_PHY_CLK_CTRL (0x0043 << 2) +#define CLKCTRL_MIPI_ISP_CLK_CTRL (0x0044 << 2) +#define CLKCTRL_WAVE420L_CLK_CTRL (0x0045 << 2) +#define CLKCTRL_WAVE420L_CLK_CTRL2 (0x0046 << 2) +#define CLKCTRL_HTX_CLK_CTRL0 (0x0047 << 2) +#define CLKCTRL_HTX_CLK_CTRL1 (0x0048 << 2) +#define CLKCTRL_HRX_CLK_CTRL0 (0x004a << 2) +#define CLKCTRL_HRX_CLK_CTRL1 (0x004b << 2) +#define CLKCTRL_HRX_CLK_CTRL2 (0x004c << 2) +#define CLKCTRL_HRX_CLK_CTRL3 (0x004d << 2) +#define CLKCTRL_VDEC_CLK_CTRL (0x0050 << 2) +#define CLKCTRL_VDEC2_CLK_CTRL (0x0051 << 2) +#define CLKCTRL_VDEC3_CLK_CTRL (0x0052 << 2) +#define CLKCTRL_VDEC4_CLK_CTRL (0x0053 << 2) +#define CLKCTRL_WAVE521_CLK_CTRL (0x0054 << 2) +#define CLKCTRL_WAVE521_CLK_CTRL2 (0x0055 << 2) +#define CLKCTRL_TS_CLK_CTRL (0x0056 << 2) +#define CLKCTRL_MALI_CLK_CTRL (0x0057 << 2) +#define CLKCTRL_VIPNANOQ_CLK_CTRL (0x0058 << 2) +#define CLKCTRL_ETH_CLK_CTRL (0x0059 << 2) +#define CLKCTRL_NAND_CLK_CTRL (0x005a << 2) +#define CLKCTRL_SD_EMMC_CLK_CTRL (0x005b << 2) +#define CLKCTRL_BT656_CLK_CTRL (0x005c << 2) +#define CLKCTRL_SPICC_CLK_CTRL (0x005d << 2) +#define CLKCTRL_GEN_CLK_CTRL (0x005e << 2) +#define CLKCTRL_SAR_CLK_CTRL0 (0x005f << 2) +#define CLKCTRL_PWM_CLK_AB_CTRL (0x0060 << 2) +#define CLKCTRL_PWM_CLK_CD_CTRL (0x0061 << 2) +#define CLKCTRL_PWM_CLK_EF_CTRL (0x0062 << 2) +#define CLKCTRL_PWM_CLK_AO_AB_CTRL (0x0068 << 2) +#define CLKCTRL_PWM_CLK_AO_CD_CTRL (0x0069 << 2) +#define CLKCTRL_PWM_CLK_AO_EF_CTRL (0x006a << 2) +#define CLKCTRL_PWM_CLK_AO_GH_CTRL (0x006b << 2) +#define CLKCTRL_SPICC_CLK_CTRL1 (0x0070 << 2) +#define CLKCTRL_SPICC_CLK_CTRL2 (0x0071 << 2) +#define CLKCTRL_VID_CLK1_CTRL (0x0073 << 2) +#define CLKCTRL_VID_CLK1_CTRL2 (0x0074 << 2) +#define CLKCTRL_VID_CLK1_DIV (0x0075 << 2) +#define CLKCTRL_VIID_CLK1_DIV (0x0076 << 2) +#define CLKCTRL_VIID_CLK1_CTRL (0x0077 << 2) +#define CLKCTRL_VID_CLK2_CTRL (0x0078 << 2) +#define CLKCTRL_VID_CLK2_CTRL2 (0x0079 << 2) +#define CLKCTRL_VID_CLK2_DIV (0x007a << 2) +#define CLKCTRL_VIID_CLK2_DIV (0x007b << 2) +#define CLKCTRL_VIID_CLK2_CTRL (0x007c << 2) +#define CLKCTRL_VID_PLL_CLK1_DIV (0x007d << 2) +#define CLKCTRL_VID_PLL_CLK2_DIV (0x007e << 2) +#define CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL (0x0080 << 2) +#define CLKCTRL_TIMESTAMP_CTRL (0x0100 << 2) +#define CLKCTRL_TIMESTAMP_CTRL1 (0x0101 << 2) +#define CLKCTRL_TIMESTAMP_CTRL2 (0x0103 << 2) +#define CLKCTRL_TIMESTAMP_RD0 (0x0104 << 2) +#define CLKCTRL_TIMESTAMP_RD1 (0x0105 << 2) +#define CLKCTRL_TIMEBASE_CTRL0 (0x0106 << 2) +#define CLKCTRL_TIMEBASE_CTRL1 (0x0107 << 2) +#define CLKCTRL_EFUSE_CPU_CFG01 (0x0120 << 2) +#define CLKCTRL_EFUSE_CPU_CFG2 (0x0121 << 2) +#define CLKCTRL_EFUSE_ENCP_CFG0 (0x0122 << 2) +#define CLKCTRL_EFUSE_MALI_CFG01 (0x0123 << 2) +#define CLKCTRL_EFUSE_HEVCB_CFG01 (0x0124 << 2) +#define CLKCTRL_EFUSE_HEVCB_CFG2 (0x0125 << 2) +#define CLKCTRL_EFUSE_LOCK (0x0126 << 2) +#define CLKCTRL_EFUSE_A73_CFG01 (0x0127 << 2) +#define CLKCTRL_EFUSE_A73_CFG2 (0x0128 << 2) + +/* ANA_CTRL - Registers + * REG_BASE: REGISTER_BASE_ADDR = 0xfe008000 + */ +#define ANACTRL_SYS0PLL_CTRL0 (0x0000 << 2) +#define ANACTRL_SYS0PLL_CTRL1 (0x0001 << 2) +#define ANACTRL_SYS0PLL_CTRL2 (0x0002 << 2) +#define ANACTRL_SYS0PLL_CTRL3 (0x0003 << 2) +#define ANACTRL_SYS0PLL_STS (0x0004 << 2) +#define ANACTRL_SYS1PLL_CTRL0 (0x0008 << 2) +#define ANACTRL_SYS1PLL_CTRL1 (0x0009 << 2) +#define ANACTRL_SYS1PLL_CTRL2 (0x000a << 2) +#define ANACTRL_SYS1PLL_CTRL3 (0x000b << 2) +#define ANACTRL_SYS1PLL_STS (0x000c << 2) +#define ANACTRL_FIXPLL_CTRL0 (0x0010 << 2) +#define ANACTRL_FIXPLL_CTRL1 (0x0011 << 2) +#define ANACTRL_FIXPLL_CTRL2 (0x0012 << 2) +#define ANACTRL_FIXPLL_CTRL3 (0x0013 << 2) +#define ANACTRL_FIXPLL_CTRL4 (0x0014 << 2) +#define ANACTRL_FIXPLL_CTRL5 (0x0015 << 2) +#define ANACTRL_FIXPLL_CTRL6 (0x0016 << 2) +#define ANACTRL_FIXPLL_STS (0x0017 << 2) +#define ANACTRL_GP0PLL_CTRL0 (0x0020 << 2) +#define ANACTRL_GP0PLL_CTRL1 (0x0021 << 2) +#define ANACTRL_GP0PLL_CTRL2 (0x0022 << 2) +#define ANACTRL_GP0PLL_CTRL3 (0x0023 << 2) +#define ANACTRL_GP0PLL_CTRL4 (0x0024 << 2) +#define ANACTRL_GP0PLL_CTRL5 (0x0025 << 2) +#define ANACTRL_GP0PLL_CTRL6 (0x0026 << 2) +#define ANACTRL_GP0PLL_STS (0x0027 << 2) +#define ANACTRL_GP1PLL_CTRL0 (0x0030 << 2) +#define ANACTRL_GP1PLL_CTRL1 (0x0031 << 2) +#define ANACTRL_GP1PLL_CTRL2 (0x0032 << 2) +#define ANACTRL_GP1PLL_CTRL3 (0x0033 << 2) +#define ANACTRL_GP1PLL_STS (0x0037 << 2) +#define ANACTRL_HIFIPLL_CTRL0 (0x0040 << 2) +#define ANACTRL_HIFIPLL_CTRL1 (0x0041 << 2) +#define ANACTRL_HIFIPLL_CTRL2 (0x0042 << 2) +#define ANACTRL_HIFIPLL_CTRL3 (0x0043 << 2) +#define ANACTRL_HIFIPLL_CTRL4 (0x0044 << 2) +#define ANACTRL_HIFIPLL_CTRL5 (0x0045 << 2) +#define ANACTRL_HIFIPLL_CTRL6 (0x0046 << 2) +#define ANACTRL_HIFIPLL_STS (0x0047 << 2) +#define ANACTRL_PCIEPLL_CTRL0 (0x0050 << 2) +#define ANACTRL_PCIEPLL_CTRL1 (0x0051 << 2) +#define ANACTRL_PCIEPLL_CTRL2 (0x0052 << 2) +#define ANACTRL_PCIEPLL_CTRL3 (0x0053 << 2) +#define ANACTRL_PCIEPLL_CTRL4 (0x0054 << 2) +#define ANACTRL_PCIEPLL_CTRL5 (0x0055 << 2) +#define ANACTRL_PCIEPLL_STS (0x0056 << 2) +#define ANACTRL_MPLL_CTRL0 (0x0060 << 2) +#define ANACTRL_MPLL_CTRL1 (0x0061 << 2) +#define ANACTRL_MPLL_CTRL2 (0x0062 << 2) +#define ANACTRL_MPLL_CTRL3 (0x0063 << 2) +#define ANACTRL_MPLL_CTRL4 (0x0064 << 2) +#define ANACTRL_MPLL_CTRL5 (0x0065 << 2) +#define ANACTRL_MPLL_CTRL6 (0x0066 << 2) +#define ANACTRL_MPLL_CTRL7 (0x0067 << 2) +#define ANACTRL_MPLL_CTRL8 (0x0068 << 2) +#define ANACTRL_MPLL_STS (0x0069 << 2) +#define ANACTRL_HDMIPLL_CTRL0 (0x0070 << 2) +#define ANACTRL_HDMIPLL_CTRL1 (0x0071 << 2) +#define ANACTRL_HDMIPLL_CTRL2 (0x0072 << 2) +#define ANACTRL_HDMIPLL_CTRL3 (0x0073 << 2) +#define ANACTRL_HDMIPLL_CTRL4 (0x0074 << 2) +#define ANACTRL_HDMIPLL_CTRL5 (0x0075 << 2) +#define ANACTRL_HDMIPLL_CTRL6 (0x0076 << 2) +#define ANACTRL_HDMIPLL_STS (0x0077 << 2) +#define ANACTRL_MCLK_PLL_CNTL0 (0x00c0 << 2) +#define ANACTRL_MCLK_PLL_CNTL1 (0x00c1 << 2) +#define ANACTRL_MCLK_PLL_CNTL2 (0x00c2 << 2) +#define ANACTRL_MCLK_PLL_CNTL3 (0x00c3 << 2) +#define ANACTRL_MCLK_PLL_CNTL4 (0x00c4 << 2) +#define ANACTRL_MCLK_PLL_STS (0x00c5 << 2) + +/* CPU_CTRL + * REG_BASE: REGISTER_BASE_ADDR = 0xfe00e000 + */ +#define CPUCTRL_SYS_A73_RESET_CNTL (0x0040 << 2) +#define CPUCTRL_SYS_A73_CLK_CTRL0 (0x0041 << 2) +#define CPUCTRL_SYS_A73_CLK_CTRL1 (0x0042 << 2) +#define CPUCTRL_SYS_A73_CLK_CTRL2 (0x0043 << 2) +#define CPUCTRL_SYS_CPU_RESET_CNTL (0x0050 << 2) +#define CPUCTRL_SYS_CPU_CLK_CTRL0 (0x0051 << 2) +#define CPUCTRL_SYS_CPU_CLK_CTRL1 (0x0052 << 2) + +#define SECURE_PLL_CLK 0x82000098 +#define SECURE_CPU_CLK 0x82000099 + +/* PLL secure clock index */ +enum sec_pll { + SECID_SYS0_DCO_PLL = 0, + SECID_SYS0_DCO_PLL_DIS, + SECID_SYS0_PLL_OD, + SECID_SYS1_DCO_PLL, + SECID_SYS1_DCO_PLL_DIS, + SECID_SYS1_PLL_OD, + SECID_CPU_CLK_SEL, + SECID_CPU_CLK_RD, + SECID_CPU_CLK_DYN, + SECID_A73_CLK_SEL, + SECID_A73_CLK_RD, + SECID_A73_CLK_DYN, +}; + +#endif /* __T7_H */ -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 3/6] clk: meson: t7: add peripheral clock controller 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure @ 2023-06-16 7:21 ` Jerome Brunet 2023-06-16 11:23 ` kernel test robot 2023-06-21 4:41 ` kernel test robot 2 siblings, 0 replies; 25+ messages in thread From: Jerome Brunet @ 2023-06-16 7:21 UTC (permalink / raw) To: Lucas Tanure, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Thu 15 Jun 2023 at 19:29, Lucas Tanure <tanure@linux.com> wrote: > Add the peripheral clock controller found in the T7 SoC family > > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > drivers/clk/meson/Kconfig | 17 + > drivers/clk/meson/Makefile | 1 + > drivers/clk/meson/t7.c | 8014 ++++++++++++++++++++++++++++++++++++ > drivers/clk/meson/t7.h | 235 ++ > 4 files changed, 8267 insertions(+) > create mode 100644 drivers/clk/meson/t7.c > create mode 100644 drivers/clk/meson/t7.h > A lot of the comments made on the review for s4 clock controller is also applicable to this patch. For example: * Controller split * Register calculation copied from the vendor tree * Clock flags usage * etc ... Please have a look at the reviews for the s4 series: https://patchwork.kernel.org/project/linux-amlogic/list/?series=&submitter=204205&state=*&q=clk&archive=both&delegate= Also, looking at the register list, this t7 seems very similar to the s4. Like g12 and sm1, those should be able to share a driver, the differences being handle using the compatible > diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig > index fc002c155bc3..32813e3f919e 100644 > --- a/drivers/clk/meson/Kconfig > +++ b/drivers/clk/meson/Kconfig > @@ -115,4 +115,21 @@ config COMMON_CLK_G12A > help > Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2 > devices, aka g12a. Say Y if you want peripherals to work. > + > +config COMMON_CLK_T7 > + bool "T7 clock controllers support" > + depends on ARM64 > + default y > + select COMMON_CLK_MESON_REGMAP > + select COMMON_CLK_MESON_DUALDIV > + select COMMON_CLK_MESON_MPLL > + select COMMON_CLK_MESON_PLL > + select COMMON_CLK_MESON_AO_CLKC > + select COMMON_CLK_MESON_EE_CLKC > + select COMMON_CLK_MESON_CPU_DYNDIV > + select COMMON_CLK_MESON_VID_PLL_DIV > + select MFD_SYSCON > + help > + Support for the clock controller on Amlogic A113D2 devices, > + aka meson t7. Say Y if you want peripherals to work. > endmenu > diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile > index 6eca2a406ee3..b6ae796ecd06 100644 > --- a/drivers/clk/meson/Makefile > +++ b/drivers/clk/meson/Makefile > @@ -19,3 +19,4 @@ obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) += axg-audio.o > obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o > obj-$(CONFIG_COMMON_CLK_G12A) += g12a.o g12a-aoclk.o > obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o meson8-ddr.o > +obj-$(CONFIG_COMMON_CLK_T7) += t7.o > diff --git a/drivers/clk/meson/t7.c b/drivers/clk/meson/t7.c > new file mode 100644 > index 000000000000..0877ad4d9ea5 > --- /dev/null > +++ b/drivers/clk/meson/t7.c > @@ -0,0 +1,8014 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Amlogic Meson-T7 Clock Controller Driver > + * > + * Copyright (c) 2018 Amlogic, inc. > + */ > + > +#include <linux/clk-provider.h> > +#include <linux/init.h> > +#include <linux/of_device.h> > +#include <linux/platform_device.h> > +#include <linux/clk.h> > +#include <linux/module.h> > +#include <linux/of_address.h> > + > +#include "clk-mpll.h" > +#include "clk-pll.h" > +#include "clk-regmap.h" > +#include "clk-cpu-dyndiv.h" > +#include "vid-pll-div.h" > +#include "clk-dualdiv.h" > +#include "t7.h" > +#include <dt-bindings/clock/mesont7-clkc.h> > + > +static DEFINE_SPINLOCK(meson_clk_lock); > + > +static struct clk_regmap t7_fixed_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_FIXPLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_FIXPLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_FIXPLL_CTRL0, > + .shift = 10, > + .width = 5, > + }, > + .frac = { > + .reg_off = ANACTRL_FIXPLL_CTRL1, > + .shift = 0, > + .width = 19, > + }, > + .l = { > + .reg_off = ANACTRL_FIXPLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_FIXPLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fixed_pll_dco", > + .ops = &meson_clk_pll_ro_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_fixed_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_FIXPLL_CTRL0, > + .shift = 16, > + .width = 2, > + .flags = CLK_DIVIDER_POWER_OF_TWO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fixed_pll", > + .ops = &clk_regmap_divider_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fixed_pll_dco.hw > + }, > + .num_parents = 1, > + /* > + * This clock won't ever change at runtime so > + * CLK_SET_RATE_PARENT is not required > + */ > + .flags = CLK_IS_CRITICAL | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static const struct clk_ops meson_pll_clk_no_ops = {}; > + > +/* > + * the sys pll DCO value should be 3G~6G, > + * otherwise the sys pll can not lock. > + * od is for 32 bit. > + */ > +static const struct pll_params_table t7_sys_pll_params_table[] = { > + PLL_PARAMS(67, 1), /*DCO=1608M OD=1608MM*/ > + PLL_PARAMS(71, 1), /*DCO=1704MM OD=1704M*/ > + PLL_PARAMS(75, 1), /*DCO=1800M OD=1800M*/ > + PLL_PARAMS(126, 1), /*DCO=3024 OD=1512M*/ > + PLL_PARAMS(116, 1), /*DCO=2784 OD=1392M*/ > + PLL_PARAMS(118, 1), /*DCO=2832M OD=1416M*/ > + PLL_PARAMS(100, 1), /*DCO=2400M OD=1200M*/ > + PLL_PARAMS(79, 1), /*DCO=1896M OD=1896M*/ > + PLL_PARAMS(80, 1), /*DCO=1920M OD=1920M*/ > + PLL_PARAMS(84, 1), /*DCO=2016M OD=2016M*/ > + PLL_PARAMS(92, 1), /*DCO=2208M OD=2208M*/ > + { /* sentinel */ } > +}; > + > +static struct clk_regmap t7_sys_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_SYS0PLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_SYS0PLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_SYS0PLL_CTRL0, > + .shift = 16, > + .width = 5, > + }, > + .table = t7_sys_pll_params_table, > + .l = { > + .reg_off = ANACTRL_SYS0PLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_SYS0PLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sys_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + /* This clock feeds the CPU, avoid disabling it */ > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_regmap t7_sys1_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_SYS1PLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_SYS1PLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_SYS1PLL_CTRL0, > + .shift = 16, > + .width = 5, > + }, > + .table = t7_sys_pll_params_table, > + .l = { > + .reg_off = ANACTRL_SYS1PLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_SYS1PLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sys1_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + /* This clock feeds the CPU, avoid disabling it */ > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_regmap t7_sys_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_SYS0PLL_CTRL0, > + .shift = 12, > + .width = 3, > + .flags = CLK_DIVIDER_POWER_OF_TWO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sys_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sys_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sys1_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_SYS1PLL_CTRL0, > + .shift = 12, > + .width = 3, > + .flags = CLK_DIVIDER_POWER_OF_TWO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sys1_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sys1_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div2_div = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div2_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div2 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div2", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div2_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div3_div = { > + .mult = 1, > + .div = 3, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div3_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div3 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 20, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div3", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div3_div.hw > + }, > + .num_parents = 1, > + /* > + * This clock is used by the resident firmware and is required > + * by the platform to operate correctly. > + * Until the following condition are met, we need this clock to > + * be marked as critical: > + * a) Mark the clock used by a firmware resource, if possible > + * b) CCF has a clock hand-off mechanism to make the sure the > + * clock stays on until the proper driver comes along > + */ > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div4_div = { > + .mult = 1, > + .div = 4, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div4_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div4 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 21, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div4", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div4_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div5_div = { > + .mult = 1, > + .div = 5, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div5_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div5 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 22, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div5", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div5_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div7_div = { > + .mult = 1, > + .div = 7, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div7_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_fixed_pll.hw }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div7 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 23, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div7", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div7_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static struct clk_fixed_factor t7_fclk_div2p5_div = { > + .mult = 2, > + .div = 5, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div2p5_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fixed_pll.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_fclk_div2p5 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_FIXPLL_CTRL1, > + .bit_idx = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "fclk_div2p5", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div2p5_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_IS_CRITICAL, > + }, > +}; > + > +static const struct pll_params_table t7_gp0_pll_table[] = { > + PLL_PARAMS(141, 1), /* DCO = 3384M OD = 2 PLL = 846M */ > + PLL_PARAMS(132, 1), /* DCO = 3168M OD = 2 PLL = 792M */ > + PLL_PARAMS(248, 1), /* DCO = 5952M OD = 3 PLL = 744M */ > + PLL_PARAMS(96, 1), /* DCO = 2304M OD = 1 PLL = 1152M */ > + { /* sentinel */ } > +}; > + > +/* > + * Internal gp0 pll emulation configuration parameters > + */ > +static const struct reg_sequence t7_gp0_init_regs[] = { > + { .reg = ANACTRL_GP0PLL_CTRL1, .def = 0x00000000 }, > + { .reg = ANACTRL_GP0PLL_CTRL2, .def = 0x00000000 }, > + { .reg = ANACTRL_GP0PLL_CTRL3, .def = 0x48681c00 }, > + { .reg = ANACTRL_GP0PLL_CTRL4, .def = 0x88770290 }, > + { .reg = ANACTRL_GP0PLL_CTRL5, .def = 0x3927200a }, > + { .reg = ANACTRL_GP0PLL_CTRL6, .def = 0x56540000 } > +}; > + > +static struct clk_regmap t7_gp0_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_GP0PLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_GP0PLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_GP0PLL_CTRL0, > + .shift = 10, > + .width = 5, > + }, > + .frac = { > + .reg_off = ANACTRL_GP0PLL_CTRL1, > + .shift = 0, > + .width = 19, > + }, > + .l = { > + .reg_off = ANACTRL_GP0PLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_GP0PLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + .table = t7_gp0_pll_table, > + .init_regs = t7_gp0_init_regs, > + .init_count = ARRAY_SIZE(t7_gp0_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gp0_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_gp0_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_GP0PLL_CTRL0, > + .shift = 16, > + .width = 3, > + .flags = (CLK_DIVIDER_POWER_OF_TWO | > + CLK_DIVIDER_ROUND_CLOSEST), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gp0_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gp0_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static const struct pll_params_table t7_gp1_pll_table[] = { > + PLL_PARAMS(100, 1), /*DCO=4800M OD=1200M*/ > + PLL_PARAMS(125, 1), /*DCO=3000M OD=1500M*/ > + { /* sentinel */ } > +}; > + > +static const struct reg_sequence t7_gp1_init_regs[] = { > + { .reg = ANACTRL_GP1PLL_CTRL1, .def = 0x1420500f }, > + { .reg = ANACTRL_GP1PLL_CTRL2, .def = 0x00023001 }, > + { .reg = ANACTRL_GP1PLL_CTRL3, .def = 0x0, .delay_us = 20 }, > +}; > + > +static struct clk_regmap t7_gp1_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_GP1PLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_GP1PLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_GP1PLL_CTRL0, > + .shift = 16, > + .width = 5, > + }, > + .l = { > + .reg_off = ANACTRL_GP1PLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_GP1PLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + .table = t7_gp1_pll_table, > + .init_regs = t7_gp1_init_regs, > + .init_count = ARRAY_SIZE(t7_gp1_init_regs) > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gp1_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + /* This clock feeds the DSU, avoid disabling it */ > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_gp1_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_GP1PLL_CTRL0, > + .shift = 12, > + .width = 3, > + .flags = (CLK_DIVIDER_POWER_OF_TWO | > + CLK_DIVIDER_ROUND_CLOSEST), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gp1_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gp1_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct pll_params_table t7_mclk_pll_table[] = { > + PLL_PARAMS(99, 1), /* DCO = 2376M OD = 1 PLL = 1152M */ > + PLL_PARAMS(100, 1), /* DCO = 2400M */ > + { /* sentinel */ } > +}; > + > +static const struct reg_sequence t7_mclk_init_regs[] = { > + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x20011064, .delay_us = 20 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x30011064 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL1, .def = 0x1470500f }, > + { .reg = ANACTRL_MCLK_PLL_CNTL2, .def = 0x00023041 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL3, .def = 0x18180000 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL4, .def = 0x00180303 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL0, .def = 0x10011064, .delay_us = 20 }, > + { .reg = ANACTRL_MCLK_PLL_CNTL2, .def = 0x00023001, .delay_us = 20 } > +}; > + > +static struct clk_regmap t7_mclk_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 16, > + .width = 5, > + }, > + .l = { > + .reg_off = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 29, > + .width = 1, > + }, > + .table = t7_mclk_pll_table, > + .init_regs = t7_mclk_init_regs, > + .init_count = ARRAY_SIZE(t7_mclk_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_IGNORE_UNUSED > + }, > +}; > + > +/* max div is 16 */ > +static const struct clk_div_table mclk_div[] = { > + { .val = 0, .div = 1 }, > + { .val = 1, .div = 2 }, > + { .val = 2, .div = 4 }, > + { .val = 3, .div = 8 }, > + { .val = 4, .div = 16 }, > + { /* sentinel */ } > +}; > + > +static struct clk_regmap t7_mclk_pre_od = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL0, > + .shift = 12, > + .width = 3, > + .table = mclk_div, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_pre_od", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .shift = 16, > + .width = 5, > + .flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST | CLK_DIVIDER_ALLOW_ZERO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_pre_od.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*a53 cpu_clk, get the table from ucode */ > +static struct clk_regmap t7_cpu_clk = { > + .data = &(struct clk_regmap_mux_data){ > + .mask = 0x1, > + .shift = 11, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cpu_clk", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sys1_pll.hw, > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_parent_data t7_a73_dyn_clk_sel[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div2p5.hw }, > +}; > + > +static struct clk_regmap t7_a73_clk = { > + .data = &(struct clk_regmap_mux_data){ > + .mask = 0x1, > + .shift = 11, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "a73_clk", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sys_pll.hw, > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +struct t7_sys_pll_nb_data { > + struct notifier_block nb; > + struct clk_hw *sys_pll; > + struct clk_hw *cpu_clk; > + struct clk_hw *cpu_dyn_clk; > +}; > + > +static int t7_sys_pll_notifier_cb(struct notifier_block *nb, unsigned long event, void *data) > +{ > + struct t7_sys_pll_nb_data *nb_data = container_of(nb, struct t7_sys_pll_nb_data, nb); > + > + switch (event) { > + case PRE_RATE_CHANGE: > + /* > + * This notifier means sys_pll clock will be changed > + * to feed cpu_clk, this the current path : > + * cpu_clk > + * \- sys_pll > + * \- sys_pll_dco > + */ > + > + /* > + * Configure cpu_clk to use cpu_clk_dyn > + * Make sure cpu clk is 1G, cpu_clk_dyn may equal 24M > + */ > + > + if (clk_set_rate(nb_data->cpu_dyn_clk->clk, 1000000000)) > + pr_err("%s: set CPU dyn clock to 1G failed\n", __func__); > + > + clk_hw_set_parent(nb_data->cpu_clk, nb_data->cpu_dyn_clk); > + /* > + * Now, cpu_clk uses the dyn path > + * cpu_clk > + * \- cpu_clk_dyn > + * \- cpu_clk_dynX > + * \- cpu_clk_dynX_sel > + * \- cpu_clk_dynX_div > + * \- xtal/fclk_div2/fclk_div3 > + * \- xtal/fclk_div2/fclk_div3 > + */ > + udelay(5); > + > + return NOTIFY_OK; > + > + case POST_RATE_CHANGE: > + /* > + * The sys_pll has ben updated, now switch back cpu_clk to > + * sys_pll > + */ > + > + /* Configure cpu_clk to use sys_pll */ > + clk_hw_set_parent(nb_data->cpu_clk, nb_data->sys_pll); > + udelay(5); > + > + /* new path : > + * cpu_clk > + * \- sys_pll > + * \- sys_pll_dco > + */ > + > + return NOTIFY_OK; > + > + default: > + return NOTIFY_DONE; > + } > +} > + > +static struct t7_sys_pll_nb_data t7_sys1_pll_nb_data = { > + .sys_pll = &t7_sys1_pll.hw, > + .cpu_clk = &t7_cpu_clk.hw, > + .nb.notifier_call = t7_sys_pll_notifier_cb, > +}; > + > +static struct t7_sys_pll_nb_data t7_sys_pll_nb_data = { > + .sys_pll = &t7_sys_pll.hw, > + .cpu_clk = &t7_a73_clk.hw, > + .nb.notifier_call = t7_sys_pll_notifier_cb, > +}; > + > +static const struct pll_params_table t7_hifi_pll_table[] = { > + PLL_PARAMS(163, 1), /* DCO = 3932.16M */ > + { /* sentinel */ } > +}; > + > +/* > + * Internal hifi pll emulation configuration parameters > + */ > +static const struct reg_sequence t7_hifi_init_regs[] = { > + { .reg = ANACTRL_HIFIPLL_CTRL1, .def = 0x00014820 }, /*frac = 20.16M */ > + { .reg = ANACTRL_HIFIPLL_CTRL2, .def = 0x00000000 }, > + { .reg = ANACTRL_HIFIPLL_CTRL3, .def = 0x6a285c00 }, > + { .reg = ANACTRL_HIFIPLL_CTRL4, .def = 0x65771290 }, > + { .reg = ANACTRL_HIFIPLL_CTRL5, .def = 0x3927200a }, > + { .reg = ANACTRL_HIFIPLL_CTRL6, .def = 0x56540000 } > +}; > + > +static struct clk_regmap t7_hifi_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_HIFIPLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_HIFIPLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_HIFIPLL_CTRL0, > + .shift = 10, > + .width = 5, > + }, > + .frac = { > + .reg_off = ANACTRL_HIFIPLL_CTRL1, > + .shift = 0, > + .width = 19, > + }, > + .l = { > + .reg_off = ANACTRL_HIFIPLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_HIFIPLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + .table = t7_hifi_pll_table, > + .init_regs = t7_hifi_init_regs, > + .init_count = ARRAY_SIZE(t7_hifi_init_regs), > + .flags = CLK_MESON_PLL_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hifi_pll_dco", > + .ops = &meson_clk_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_hifi_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_HIFIPLL_CTRL0, > + .shift = 16, > + .width = 2, > + .flags = (CLK_DIVIDER_POWER_OF_TWO | CLK_DIVIDER_ROUND_CLOSEST), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hifi_pll", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hifi_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +/* > + * The Meson t7 PCIE PLL is fined tuned to deliver a very precise > + * 100MHz reference clock for the PCIe Analog PHY, and thus requires > + * a strict register sequence to enable the PLL. > + */ > +static const struct reg_sequence t7_pcie_pll_init_regs[] = { > + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x200c04c8 }, > + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x300c04c8 }, > + { .reg = ANACTRL_PCIEPLL_CTRL1, .def = 0x30000000 }, > + { .reg = ANACTRL_PCIEPLL_CTRL2, .def = 0x00001100 }, > + { .reg = ANACTRL_PCIEPLL_CTRL3, .def = 0x10058e00 }, > + { .reg = ANACTRL_PCIEPLL_CTRL4, .def = 0x000100c0 }, > + { .reg = ANACTRL_PCIEPLL_CTRL5, .def = 0x68000040 }, > + { .reg = ANACTRL_PCIEPLL_CTRL5, .def = 0x68000060, .delay_us = 20 }, > + { .reg = ANACTRL_PCIEPLL_CTRL4, .def = 0x008100c0, .delay_us = 10 }, > + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x340c04c8 }, > + { .reg = ANACTRL_PCIEPLL_CTRL0, .def = 0x140c04c8, .delay_us = 10 }, > + { .reg = ANACTRL_PCIEPLL_CTRL2, .def = 0x00001000 } > +}; > + > +/* Keep a single entry table for recalc/round_rate() ops */ > +static const struct pll_params_table t7_pcie_pll_table[] = { > + PLL_PARAMS(150, 1), > + {0, 0} > +}; > + > +static struct clk_regmap t7_pcie_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_PCIEPLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_PCIEPLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_PCIEPLL_CTRL0, > + .shift = 10, > + .width = 5, > + }, > + .frac = { > + .reg_off = ANACTRL_PCIEPLL_CTRL1, > + .shift = 0, > + .width = 12, > + }, > + .l = { > + .reg_off = ANACTRL_PCIEPLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_PCIEPLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + .table = t7_pcie_pll_table, > + .init_regs = t7_pcie_pll_init_regs, > + .init_count = ARRAY_SIZE(t7_pcie_pll_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_pll_dco", > + .ops = &meson_clk_pcie_pll_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_pcie_pll_dco_div2 = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_pll_dco_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pcie_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_pcie_pll_od = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_PCIEPLL_CTRL0, > + .shift = 16, > + .width = 5, > + .flags = CLK_DIVIDER_ROUND_CLOSEST | CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_pll_od", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pcie_pll_dco_div2.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_fixed_factor t7_pcie_pll = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_pll", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pcie_pll_od.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_pcie_bgp = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_PCIEPLL_CTRL5, > + .bit_idx = 27, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_bgp", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_pcie_pll.hw }, > + .num_parents = 1, > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pcie_hcsl = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_PCIEPLL_CTRL5, > + .bit_idx = 3, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pcie_hcsl", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_pcie_bgp.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hdmi_pll_dco = { > + .data = &(struct meson_clk_pll_data){ > + .en = { > + .reg_off = ANACTRL_HDMIPLL_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .m = { > + .reg_off = ANACTRL_HDMIPLL_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .n = { > + .reg_off = ANACTRL_HDMIPLL_CTRL0, > + .shift = 10, > + .width = 5, > + }, > + .frac = { > + .reg_off = ANACTRL_HDMIPLL_CTRL1, > + .shift = 0, > + .width = 19, > + }, > + .l = { > + .reg_off = ANACTRL_HDMIPLL_CTRL0, > + .shift = 31, > + .width = 1, > + }, > + .rst = { > + .reg_off = ANACTRL_HDMIPLL_CTRL0, > + .shift = 29, > + .width = 1, > + }, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmi_pll_dco", > + .ops = &meson_clk_pll_ro_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + /* > + * Display directly handle hdmi pll registers ATM, we need > + * NOCACHE to keep our view of the clock as accurate as > + * possible > + */ > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hdmi_pll_od = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_HDMIPLL_CTRL0, > + .shift = 16, > + .width = 4, > + .flags = CLK_DIVIDER_POWER_OF_TWO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmi_pll_od", > + .ops = &clk_regmap_divider_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hdmi_pll_dco.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hdmi_pll = { > + .data = &(struct clk_regmap_div_data){ > + .offset = ANACTRL_HDMIPLL_CTRL0, > + .shift = 20, > + .width = 2, > + .flags = CLK_DIVIDER_POWER_OF_TWO, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmi_pll", > + .ops = &clk_regmap_divider_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hdmi_pll_od.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_fixed_factor t7_mpll_50m_div = { > + .mult = 1, > + .div = 80, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll_50m_div", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fixed_pll_dco.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static const struct clk_parent_data t7_mpll_50m_sel[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_mpll_50m_div.hw }, > +}; > + > +static struct clk_regmap t7_mpll_50m = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = ANACTRL_FIXPLL_CTRL3, > + .mask = 0x1, > + .shift = 5, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll_50m", > + .ops = &clk_regmap_mux_ro_ops, > + .parent_data = t7_mpll_50m_sel, > + .num_parents = ARRAY_SIZE(t7_mpll_50m_sel), > + }, > +}; > + > +static struct clk_fixed_factor t7_mpll_prediv = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll_prediv", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fixed_pll_dco.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static const struct reg_sequence t7_mpll0_init_regs[] = { > + { .reg = ANACTRL_MPLL_CTRL2, .def = 0x40000033 } > +}; > + > +static struct clk_regmap t7_mpll0_div = { > + .data = &(struct meson_clk_mpll_data){ > + .sdm = { > + .reg_off = ANACTRL_MPLL_CTRL1, > + .shift = 0, > + .width = 14, > + }, > + .sdm_en = { > + .reg_off = ANACTRL_MPLL_CTRL1, > + .shift = 30, > + .width = 1, > + }, > + .n2 = { > + .reg_off = ANACTRL_MPLL_CTRL1, > + .shift = 20, > + .width = 9, > + }, > + .ssen = { > + .reg_off = ANACTRL_MPLL_CTRL1, > + .shift = 29, > + .width = 1, > + }, > + .lock = &meson_clk_lock, > + .init_regs = t7_mpll0_init_regs, > + .init_count = ARRAY_SIZE(t7_mpll0_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll0_div", > + .ops = &meson_clk_mpll_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mpll_prediv.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_mpll0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MPLL_CTRL1, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_mpll0_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct reg_sequence t7_mpll1_init_regs[] = { > + { .reg = ANACTRL_MPLL_CTRL4, .def = 0x40000033 } > +}; > + > +static struct clk_regmap t7_mpll1_div = { > + .data = &(struct meson_clk_mpll_data){ > + .sdm = { > + .reg_off = ANACTRL_MPLL_CTRL3, > + .shift = 0, > + .width = 14, > + }, > + .sdm_en = { > + .reg_off = ANACTRL_MPLL_CTRL3, > + .shift = 30, > + .width = 1, > + }, > + .n2 = { > + .reg_off = ANACTRL_MPLL_CTRL3, > + .shift = 20, > + .width = 9, > + }, > + .ssen = { > + .reg_off = ANACTRL_MPLL_CTRL3, > + .shift = 29, > + .width = 1, > + }, > + .lock = &meson_clk_lock, > + .init_regs = t7_mpll1_init_regs, > + .init_count = ARRAY_SIZE(t7_mpll1_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll1_div", > + .ops = &meson_clk_mpll_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mpll_prediv.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_mpll1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MPLL_CTRL3, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_mpll1_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct reg_sequence t7_mpll2_init_regs[] = { > + { .reg = ANACTRL_MPLL_CTRL6, .def = 0x40000033 } > +}; > + > +static struct clk_regmap t7_mpll2_div = { > + .data = &(struct meson_clk_mpll_data){ > + .sdm = { > + .reg_off = ANACTRL_MPLL_CTRL5, > + .shift = 0, > + .width = 14, > + }, > + .sdm_en = { > + .reg_off = ANACTRL_MPLL_CTRL5, > + .shift = 30, > + .width = 1, > + }, > + .n2 = { > + .reg_off = ANACTRL_MPLL_CTRL5, > + .shift = 20, > + .width = 9, > + }, > + .ssen = { > + .reg_off = ANACTRL_MPLL_CTRL5, > + .shift = 29, > + .width = 1, > + }, > + .lock = &meson_clk_lock, > + .init_regs = t7_mpll2_init_regs, > + .init_count = ARRAY_SIZE(t7_mpll2_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll2_div", > + .ops = &meson_clk_mpll_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mpll_prediv.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_mpll2 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MPLL_CTRL5, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll2", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_mpll2_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct reg_sequence t7_mpll3_init_regs[] = { > + { .reg = ANACTRL_MPLL_CTRL8, .def = 0x40000033 } > +}; > + > +static struct clk_regmap t7_mpll3_div = { > + .data = &(struct meson_clk_mpll_data){ > + .sdm = { > + .reg_off = ANACTRL_MPLL_CTRL7, > + .shift = 0, > + .width = 14, > + }, > + .sdm_en = { > + .reg_off = ANACTRL_MPLL_CTRL7, > + .shift = 30, > + .width = 1, > + }, > + .n2 = { > + .reg_off = ANACTRL_MPLL_CTRL7, > + .shift = 20, > + .width = 9, > + }, > + .ssen = { > + .reg_off = ANACTRL_MPLL_CTRL7, > + .shift = 29, > + .width = 1, > + }, > + .lock = &meson_clk_lock, > + .init_regs = t7_mpll3_init_regs, > + .init_count = ARRAY_SIZE(t7_mpll3_init_regs), > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll3_div", > + .ops = &meson_clk_mpll_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mpll_prediv.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_mpll3 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MPLL_CTRL7, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mpll3", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_mpll3_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/* > + *rtc 32k clock > + * > + *xtal--GATE------------------GATE---------------------|\ > + * | -------- | \ > + * | | | | \ > + * ---| DUAL |----------------------| | > + * | | | |____GATE__ > + * -------- | | rtc_32k_out > + * PAD-----------------------------------------| / > + * | / > + * DUAL function: |/ > + * bit 28 in RTC_BY_OSCIN_CTRL0 control the dual function. > + * when bit 28 = 0 > + * f = 24M/N0 > + * when bit 28 = 1 > + * output N1 and N2 in turns. > + * T = (x*T1 + y*T2)/x+y > + * f = (24M/(N0*M0 + N1*M1)) * (M0 + M1) > + * f: the frequecy value (HZ) > + * | | | | > + * | Div1 |-| Cnt1 | > + * /|______| |______|\ > + * -| ______ ______ ---> Out > + * \| | | |/ > + * | Div2 |-| Cnt2 | > + * |______| |______| > + **/ > + > +/* > + * rtc 32k clock in gate > + */ > +static struct clk_regmap t7_rtc_32k_clkin = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL0, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "rtc_32k_clkin", > + .ops = &clk_regmap_gate_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static const struct meson_clk_dualdiv_param t7_32k_div_table[] = { > + { > + .dual = 1, > + .n1 = 733, > + .m1 = 8, > + .n2 = 732, > + .m2 = 11, > + }, > + {} > +}; > + > +static struct clk_regmap t7_rtc_32k_div = { > + .data = &(struct meson_clk_dualdiv_data){ > + .n1 = { > + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, > + .shift = 0, > + .width = 12, > + }, > + .n2 = { > + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, > + .shift = 12, > + .width = 12, > + }, > + .m1 = { > + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL1, > + .shift = 0, > + .width = 12, > + }, > + .m2 = { > + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL1, > + .shift = 12, > + .width = 12, > + }, > + .dual = { > + .reg_off = CLKCTRL_RTC_BY_OSCIN_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .table = t7_32k_div_table, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "rtc_32k_div", > + .ops = &meson_clk_dualdiv_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_rtc_32k_clkin.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_rtc_32k_xtal = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL1, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "rtc_32k_xtal", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_rtc_32k_clkin.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +/* > + * three parent for rtc clock out > + * pad is from where? > + */ > +static u32 rtc_32k_sel[] = {0, 1}; > +static struct clk_regmap t7_rtc_32k_sel = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_RTC_CTRL, > + .mask = 0x3, > + .shift = 0, > + .table = rtc_32k_sel, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "rtc_32k_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_rtc_32k_xtal.hw, > + &t7_rtc_32k_div.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_rtc_clk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_RTC_BY_OSCIN_CTRL0, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "rtc_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_rtc_32k_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/* sys clk */ > +static u32 mux_table_sys_ab_clk_sel[] = { 0, 1, 2, 3, 4, 5, 7 }; > +static const struct clk_parent_data t7_table_sys_ab_clk_sel[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .fw_name = "axi_clk_frcpu", }, > + { .hw = &t7_rtc_clk.hw } > +}; > + > +static struct clk_regmap t7_sysclk_b_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .mask = 0x7, > + .shift = 26, > + .table = mux_table_sys_ab_clk_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sysclk_b_sel", > + .ops = &clk_regmap_mux_ro_ops, > + .parent_data = t7_table_sys_ab_clk_sel, > + .num_parents = ARRAY_SIZE(t7_table_sys_ab_clk_sel), > + }, > +}; > + > +static struct clk_regmap t7_sysclk_b_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .shift = 16, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sysclk_b_div", > + .ops = &clk_regmap_divider_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sysclk_b_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sysclk_b = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .bit_idx = 29, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sysclk_b", > + .ops = &clk_regmap_gate_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sysclk_b_div.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_sysclk_a_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .mask = 0x7, > + .shift = 10, > + .table = mux_table_sys_ab_clk_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sysclk_a_sel", > + .ops = &clk_regmap_mux_ro_ops, > + .parent_data = t7_table_sys_ab_clk_sel, > + .num_parents = ARRAY_SIZE(t7_table_sys_ab_clk_sel), > + }, > +}; > + > +static struct clk_regmap t7_sysclk_a_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .shift = 0, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sysclk_a_div", > + .ops = &clk_regmap_divider_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sysclk_a_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sysclk_a = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .bit_idx = 13, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sysclk_a", > + .ops = &clk_regmap_gate_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sysclk_a_div.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_sys_clk = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SYS_CLK_CTRL0, > + .mask = 0x1, > + .shift = 15, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sys_clk", > + .ops = &clk_regmap_mux_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sysclk_a.hw, > + &t7_sysclk_b.hw, > + }, > + .num_parents = 2, > + }, > +}; > + > +/*ceca_clk*/ > +static struct clk_regmap t7_ceca_32k_clkin = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CECA_CTRL0, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "ceca_32k_clkin", > + .ops = &clk_regmap_gate_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_ceca_32k_div = { > + .data = &(struct meson_clk_dualdiv_data){ > + .n1 = { > + .reg_off = CLKCTRL_CECA_CTRL0, > + .shift = 0, > + .width = 12, > + }, > + .n2 = { > + .reg_off = CLKCTRL_CECA_CTRL0, > + .shift = 12, > + .width = 12, > + }, > + .m1 = { > + .reg_off = CLKCTRL_CECA_CTRL1, > + .shift = 0, > + .width = 12, > + }, > + .m2 = { > + .reg_off = CLKCTRL_CECA_CTRL1, > + .shift = 12, > + .width = 12, > + }, > + .dual = { > + .reg_off = CLKCTRL_CECA_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .table = t7_32k_div_table, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ceca_32k_div", > + .ops = &meson_clk_dualdiv_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_ceca_32k_clkin.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_ceca_32k_sel_pre = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_CECA_CTRL1, > + .mask = 0x1, > + .shift = 24, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ceca_32k_sel_pre", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_ceca_32k_div.hw, > + &t7_ceca_32k_clkin.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_ceca_32k_sel = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_CECA_CTRL1, > + .mask = 0x1, > + .shift = 31, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ceca_32k_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_ceca_32k_sel_pre.hw, > + &t7_rtc_clk.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_ceca_32k_clkout = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CECA_CTRL0, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ceca_32k_clkout", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_ceca_32k_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*cecb_clk*/ > +static struct clk_regmap t7_cecb_32k_clkin = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CECB_CTRL0, > + .bit_idx = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "cecb_32k_clkin", > + .ops = &clk_regmap_gate_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_cecb_32k_div = { > + .data = &(struct meson_clk_dualdiv_data){ > + .n1 = { > + .reg_off = CLKCTRL_CECB_CTRL0, > + .shift = 0, > + .width = 12, > + }, > + .n2 = { > + .reg_off = CLKCTRL_CECB_CTRL0, > + .shift = 12, > + .width = 12, > + }, > + .m1 = { > + .reg_off = CLKCTRL_CECB_CTRL1, > + .shift = 0, > + .width = 12, > + }, > + .m2 = { > + .reg_off = CLKCTRL_CECB_CTRL1, > + .shift = 12, > + .width = 12, > + }, > + .dual = { > + .reg_off = CLKCTRL_CECB_CTRL0, > + .shift = 28, > + .width = 1, > + }, > + .table = t7_32k_div_table, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cecb_32k_div", > + .ops = &meson_clk_dualdiv_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cecb_32k_clkin.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_cecb_32k_sel_pre = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_CECB_CTRL1, > + .mask = 0x1, > + .shift = 24, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cecb_32k_sel_pre", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cecb_32k_div.hw, > + &t7_cecb_32k_clkin.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_cecb_32k_sel = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_CECB_CTRL1, > + .mask = 0x1, > + .shift = 31, > + .flags = CLK_MUX_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cecb_32k_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cecb_32k_sel_pre.hw, > + &t7_rtc_clk.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_cecb_32k_clkout = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CECB_CTRL0, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cecb_32k_clkout", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cecb_32k_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_parent_data t7_sc_parent_data[] = { > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .fw_name = "xtal", } > +}; > + > +static struct clk_regmap t7_sc_clk_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SC_CLK_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sc_clk_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_sc_parent_data, > + .num_parents = ARRAY_SIZE(t7_sc_parent_data), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_sc_clk_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SC_CLK_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sc_clk_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sc_clk_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sc_clk_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SC_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sc_clk_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sc_clk_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*rama_clk*/ > + > +/*dspa_clk*/ > +static const struct clk_parent_data t7_dsp_parent_hws[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div2p5.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_hifi_pll.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div7.hw }, > + { .hw = &t7_rtc_clk.hw } > +}; > + > +static struct clk_regmap t7_dspa_a_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .mask = 0x7, > + .shift = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspa_a_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsp_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_dspa_a_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .shift = 0, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspa_a_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspa_a_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspa_a_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .bit_idx = 13, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dspa_a_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspa_a_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspa_b_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .mask = 0x7, > + .shift = 26, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspa_b_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsp_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_dspa_b_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .shift = 16, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspa_b_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspa_b_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspa_b_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .bit_idx = 29, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dspa_b_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspa_b_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspa_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPA_CLK_CTRL0, > + .mask = 0x1, > + .shift = 15, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspa_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspa_a_gate.hw, > + &t7_dspa_b_gate.hw, > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspb_a_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .mask = 0x7, > + .shift = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspb_a_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsp_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_dspb_a_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .shift = 0, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspb_a_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspb_a_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspb_a_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .bit_idx = 13, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dspb_a_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspb_a_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspb_b_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .mask = 0x7, > + .shift = 26, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspb_b_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsp_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsp_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_dspb_b_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .shift = 16, > + .width = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspb_b_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspb_b_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspb_b_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .bit_idx = 29, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dspb_b_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspb_b_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dspb_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_DSPB_CLK_CTRL0, > + .mask = 0x1, > + .shift = 15, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dspb_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dspb_a_gate.hw, > + &t7_dspb_b_gate.hw, > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*12_24M clk*/ > +static struct clk_regmap t7_24M_clk_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CLK12_24_CTRL, > + .bit_idx = 11, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "24m", > + .ops = &clk_regmap_gate_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_12M_clk_div = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "24m_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_24M_clk_gate.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_12M_clk_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CLK12_24_CTRL, > + .bit_idx = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "12m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_12M_clk_div.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_25M_clk_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_CLK12_24_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "25M_clk_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div2.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_25M_clk_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_CLK12_24_CTRL, > + .bit_idx = 12, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "25m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_25M_clk_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/* Video Clocks */ > +static struct clk_regmap t7_vid_pll_div = { > + .data = &(struct meson_vid_pll_div_data){ > + .val = { > + .reg_off = CLKCTRL_VID_PLL_CLK0_DIV, > + .shift = 0, > + .width = 15, > + }, > + .sel = { > + .reg_off = CLKCTRL_VID_PLL_CLK0_DIV, > + .shift = 16, > + .width = 2, > + }, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vid_pll_div", > + .ops = &meson_vid_pll_div_ro_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmi_pll.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static const struct clk_hw *t7_vid_pll_parent_hws[] = { > + &t7_vid_pll_div.hw, > + &t7_hdmi_pll.hw > +}; > + > +static struct clk_regmap t7_vid_pll_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VID_PLL_CLK0_DIV, > + .mask = 0x1, > + .shift = 18, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vid_pll_sel", > + .ops = &clk_regmap_mux_ops, > + /* > + * bit 18 selects from 2 possible parents: > + * vid_pll_div or hdmi_pll > + */ > + .parent_hws = t7_vid_pll_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vid_pll_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vid_pll = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_PLL_CLK0_DIV, > + .bit_idx = 19, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vid_pll", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vid_pll_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static const struct clk_hw *t7_vclk_parent_hws[] = { > + &t7_vid_pll.hw, > + &t7_gp0_pll.hw, > + &t7_hifi_pll.hw, > + &t7_mpll1.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div4.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_vclk_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .mask = 0x7, > + .shift = 16, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vclk_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vclk_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .mask = 0x7, > + .shift = 16, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vclk_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vclk_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vclk_input = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_DIV, > + .bit_idx = 16, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_input", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_input = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_DIV, > + .bit_idx = 16, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_input", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VID_CLK0_DIV, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk_input.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VIID_CLK0_DIV, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk2_input.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vclk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 19, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 19, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 0, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_div1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div2_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 1, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_div2_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div4_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 2, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_div4_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div6_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 3, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_div6_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk_div12_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK0_CTRL, > + .bit_idx = 4, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk_div12_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 0, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_div1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div2_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 1, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_div2_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div4_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 2, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_div4_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div6_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 3, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_div6_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vclk2_div12_en = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VIID_CLK0_CTRL, > + .bit_idx = 4, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vclk2_div12_en", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vclk2.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk_div2 = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk_div2_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk_div4 = { > + .mult = 1, > + .div = 4, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_div4", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk_div4_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk_div6 = { > + .mult = 1, > + .div = 6, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_div6", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk_div6_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk_div12 = { > + .mult = 1, > + .div = 12, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk_div12", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk_div12_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk2_div2 = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk2_div2_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk2_div4 = { > + .mult = 1, > + .div = 4, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_div4", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk2_div4_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk2_div6 = { > + .mult = 1, > + .div = 6, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_div6", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk2_div6_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_fixed_factor t7_vclk2_div12 = { > + .mult = 1, > + .div = 12, > + .hw.init = &(struct clk_init_data){ > + .name = "vclk2_div12", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vclk2_div12_en.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static u32 mux_table_cts_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 }; > +static const struct clk_hw *t7_cts_parent_hws[] = { > + &t7_vclk_div1.hw, > + &t7_vclk_div2.hw, > + &t7_vclk_div4.hw, > + &t7_vclk_div6.hw, > + &t7_vclk_div12.hw, > + &t7_vclk2_div1.hw, > + &t7_vclk2_div2.hw, > + &t7_vclk2_div4.hw, > + &t7_vclk2_div6.hw, > + &t7_vclk2_div12.hw > +}; > + > +static struct clk_regmap t7_cts_enci_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VID_CLK0_DIV, > + .mask = 0xf, > + .shift = 28, > + .table = mux_table_cts_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cts_enci_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_cts_parent_hws, > + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_cts_encp_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VID_CLK1_DIV, > + .mask = 0xf, > + .shift = 20, > + .table = mux_table_cts_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cts_encp_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_cts_parent_hws, > + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_cts_vdac_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VIID_CLK1_DIV, > + .mask = 0xf, > + .shift = 28, > + .table = mux_table_cts_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "cts_vdac_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_cts_parent_hws, > + .num_parents = ARRAY_SIZE(t7_cts_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +/* TOFIX: add support for cts_tcon */ > +static u32 mux_table_hdmi_tx_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 }; > +static const struct clk_hw *t7_cts_hdmi_tx_parent_hws[] = { > + &t7_vclk_div1.hw, > + &t7_vclk_div2.hw, > + &t7_vclk_div4.hw, > + &t7_vclk_div6.hw, > + &t7_vclk_div12.hw, > + &t7_vclk2_div1.hw, > + &t7_vclk2_div2.hw, > + &t7_vclk2_div4.hw, > + &t7_vclk2_div6.hw, > + &t7_vclk2_div12.hw > +}; > + > +static struct clk_regmap t7_hdmi_tx_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HDMI_CLK_CTRL, > + .mask = 0xf, > + .shift = 16, > + .table = mux_table_hdmi_tx_sel, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmi_tx_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_cts_hdmi_tx_parent_hws, > + .num_parents = ARRAY_SIZE(t7_cts_hdmi_tx_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_cts_enci = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK2_CTRL2, > + .bit_idx = 0, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "cts_enci", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cts_enci_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_cts_encp = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK2_CTRL2, > + .bit_idx = 2, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "cts_encp", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cts_encp_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_cts_vdac = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK2_CTRL2, > + .bit_idx = 4, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "cts_vdac", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_cts_vdac_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_hdmi_tx = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_CLK2_CTRL2, > + .bit_idx = 5, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmi_tx", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hdmi_tx_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static const struct clk_parent_data t7_hdmitx_sys_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw } > +}; > + > +static struct clk_regmap t7_hdmitx_sys_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HDMI_CLK_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_sys_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_sys_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HDMI_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_sys_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_sys_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_sys = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HDMI_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmitx_sys", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_sys.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_prif_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_prif_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_prif_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_prif_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_prif_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_prif = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmitx_prif", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_prif.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_200m_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_200m_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_200m_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_200m_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_200m_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_200m = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL0, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmitx_200m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_200m.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_aud_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL1, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_aud_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_aud_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL1, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmitx_aud_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_aud_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmitx_aud = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HTX_CLK_CTRL1, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmitx_aud", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmitx_aud_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_5m_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_5m_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_5m_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_5m_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_5m_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_5m = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_5m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_5m_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_2m_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_2m_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_2m_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_2m_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_2m_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_2m = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL0, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_2m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_2m_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_cfg_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_cfg_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_cfg_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_cfg_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_cfg_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_cfg = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_cfg", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_cfg_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_hdcp_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_hdcp_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_hdcp_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_hdcp_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_hdcp_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_hdcp = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL1, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_hdcp", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_hdcp_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_aud_pll_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_aud_pll_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_aud_pll_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_aud_pll_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_aud_pll_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_aud_pll = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_aud_pll", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_aud_pll_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_acr_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_acr_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_acr_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_acr_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_acr_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_acr = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL2, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_acr", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_acr_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_meter_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL3, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_meter_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_hdmitx_sys_parent_data, > + .num_parents = ARRAY_SIZE(t7_hdmitx_sys_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_meter_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL3, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hdmirx_meter_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_meter_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_hdmirx_meter = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_HRX_CLK_CTRL3, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hdmirx_meter", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_hdmirx_meter_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_vid_lock_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VID_LOCK_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vid_lock_div", > + .ops = &clk_regmap_divider_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_vid_lock_clk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VID_LOCK_CLK_CTRL, > + .bit_idx = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vid_lock_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vid_lock_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_ts_clk_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_TS_CLK_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ts_clk_div", > + .ops = &clk_regmap_divider_ops, > + .parent_data = &(const struct clk_parent_data) { > + .fw_name = "xtal", > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_ts_clk_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_TS_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "ts_clk_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_ts_clk_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +/*mali_clk*/ > +/* > + * The MALI IP is clocked by two identical clocks (mali_0 and mali_1) > + * muxed by a glitch-free switch on Meson8b and Meson8m2 and later. > + * > + * CLK_SET_RATE_PARENT is added for mali_0_sel clock > + * 1.gp0 pll only support the 846M, avoid other rate 500/400M from it > + * 2.hifi pll is used for other module, skip it, avoid some rate from it > + */ > +static u32 mux_table_mali[] = { 0, 3, 4, 5, 6}; > + > +static const struct clk_parent_data t7_mali_0_1_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div2p5.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div5.hw }, > +}; > + > +static struct clk_regmap t7_mali_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + .table = mux_table_mali, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_mali_0_1_parent_data, > + .num_parents = ARRAY_SIZE(t7_mali_0_1_parent_data), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_mali_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mali_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mali_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mali_0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mali_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + .table = mux_table_mali, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_mali_0_1_parent_data, > + .num_parents = ARRAY_SIZE(t7_mali_0_1_parent_data), > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mali_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mali_1_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mali_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mali_1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_hw *t7_mali_parent_hws[] = { > + &t7_mali_0.hw, > + &t7_mali_1.hw > +}; > + > +static struct clk_regmap t7_mali_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MALI_CLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mali", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_mali_parent_hws, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/* cts_vdec_clk */ > +static const struct clk_parent_data t7_dec_parent_hws[] = { > + { .hw = &t7_fclk_div2p5.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div7.hw }, > + { .hw = &t7_hifi_pll.hw }, > + { .hw = &t7_gp0_pll.hw }, > + { .fw_name = "xtal", } > +}; > + > +static struct clk_regmap t7_vdec_p0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdec_p0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vdec_p0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdec_p0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdec_p0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vdec_p0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vdec_p0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdec_p0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vdec_p1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdec_p1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vdec_p1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdec_p1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdec_p1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vdec_p1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vdec_p1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdec_p1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vdec_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .mask = 0x1, > + .shift = 15, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdec_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdec_p0.hw, > + &t7_vdec_p1.hw > + }, > + .num_parents = 2, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hcodec_p0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hcodec_p0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hcodec_p0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hcodec_p0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hcodec_p0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hcodec_p1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hcodec_p1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hcodec_p1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_p1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hcodec_p1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hcodec_p1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hcodec_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC3_CLK_CTRL, > + .mask = 0x1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hcodec_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hcodec_p0.hw, > + &t7_hcodec_p1.hw > + }, > + .num_parents = 2, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static u32 mux_table_vdec[] = { 0, 1, 2, 3, 4}; > + > +static const struct clk_hw *t7_vdec_parent_hws[] = { > + &t7_fclk_div2p5.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div4.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_hevcb_p0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + .flags = CLK_MUX_ROUND_CLOSEST, > + .table = mux_table_vdec, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hevcb_p0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vdec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vdec_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_hevcb_p0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .shift = 16, > + .width = 7, > + .flags = CLK_DIVIDER_ROUND_CLOSEST, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hevcb_p0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcb_p0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcb_p0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcb_p0_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcb_p0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcb_p1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcb_p1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vdec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vdec_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_hevcb_p1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevc_p1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcb_p1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcb_p1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hevcb_p1_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcb_p1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcb_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .mask = 0x1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcb_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcb_p0.hw, > + &t7_hevcb_p1.hw > + }, > + .num_parents = 2, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcf_p0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcf_p0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcf_p0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC2_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hevcf_p0_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcf_p0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcf_p1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dec_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dec_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcf_p1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcf_p1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_p1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "hevcf_p1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcf_p1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_hevcf_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDEC4_CLK_CTRL, > + .mask = 0x1, > + .shift = 15, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "hevcf_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_hevcf_p0.hw, > + &t7_hevcf_p1.hw > + }, > + .num_parents = 2, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*cts_wave420l_a/b/c_clk*/ > +static const struct clk_parent_data t7_wave_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div7.hw }, > + { .hw = &t7_mpll2.hw }, > + { .hw = &t7_mpll3.hw }, > + { .hw = &t7_gp1_pll.hw } > +}; > + > +static struct clk_regmap t7_wave_a_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL2, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_a_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_wave_parent_data, > + .num_parents = ARRAY_SIZE(t7_wave_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_wave_a_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL2, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_a_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_a_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_wave_aclk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL2, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "wave_aclk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_a_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_wave_b_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_b_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_wave_parent_data, > + .num_parents = ARRAY_SIZE(t7_wave_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_wave_b_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_b_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_b_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_wave_bclk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "wave_bclk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_b_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_wave_c_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_c_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_wave_parent_data, > + .num_parents = ARRAY_SIZE(t7_wave_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_wave_c_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "wave_c_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_c_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_wave_cclk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_WAVE521_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "wave_cclk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_wave_c_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_isp_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_isp_sel", > + .ops = &clk_regmap_mux_ops, > + /* Share parent with wave clk */ > + .parent_data = t7_wave_parent_data, > + .num_parents = ARRAY_SIZE(t7_wave_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_mipi_isp_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_isp_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_isp_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_isp = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_MIPI_ISP_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mipi_isp", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_isp_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_parent_data t7_mipi_csi_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_gp1_pll.hw }, > + { .hw = &t7_mpll1.hw }, > + { .hw = &t7_mpll2.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div7.hw } > +}; > + > +static struct clk_regmap t7_mipi_csi_phy_sel0 = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_csi_phy_sel0", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_mipi_csi_parent_data, > + .num_parents = ARRAY_SIZE(t7_mipi_csi_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy_div0 = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_csi_phy_div0", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_csi_phy_sel0.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mipi_csi_phy0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_csi_phy_div0.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy_sel1 = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_csi_phy_sel1", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_mipi_csi_parent_data, > + .num_parents = ARRAY_SIZE(t7_mipi_csi_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy_div1 = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_csi_phy_div1", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_csi_phy_sel1.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mipi_csi_phy1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_csi_phy_div1.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mipi_csi_phy_clk = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_MIPI_CSI_PHY_CLK_CTRL, > + .mask = 0x1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mipi_csi_phy_clk", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mipi_csi_phy0.hw, > + &t7_mipi_csi_phy1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_hw *t7_vpu_parent_hws[] = { > + &t7_fclk_div3.hw, > + &t7_fclk_div4.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_vpu_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vpu_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vpu_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_vpu_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_0_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_0_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vpu_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vpu_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vpu_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_vpu_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_1_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vpu_1_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vpu = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu", > + .ops = &clk_regmap_mux_ops, > + /* > + * bit 31 selects from 2 possible parents: > + * vpu_0 or vpu_1 > + */ > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_0.hw, > + &t7_vpu_1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_NO_REPARENT, > + }, > +}; > + > +static const struct clk_hw *vpu_clkb_tmp_parent_hws[] = { > + &t7_vpu.hw, > + &t7_fclk_div4.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_vpu_clkb_tmp_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLKB_CTRL, > + .mask = 0x3, > + .shift = 20, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkb_tmp_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = vpu_clkb_tmp_parent_hws, > + .num_parents = ARRAY_SIZE(vpu_clkb_tmp_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkb_tmp_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLKB_CTRL, > + .shift = 16, > + .width = 4, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkb_tmp_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkb_tmp_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkb_tmp = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLKB_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_clkb_tmp", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkb_tmp_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkb_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLKB_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkb_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkb_tmp.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkb = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLKB_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_clkb", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkb_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_hw *vpu_clkc_parent_hws[] = { > + &t7_fclk_div4.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_vpu_clkc_p0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkc_p0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = vpu_clkc_parent_hws, > + .num_parents = ARRAY_SIZE(vpu_clkc_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_p0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkc_p0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkc_p0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_p0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_clkc_p0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkc_p0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_p1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkc_p1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = vpu_clkc_parent_hws, > + .num_parents = ARRAY_SIZE(vpu_clkc_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_p1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkc_p1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkc_p1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_p1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vpu_clkc_p1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkc_p1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vpu_clkc_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VPU_CLKC_CTRL, > + .mask = 0x1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vpu_clkc_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vpu_clkc_p0.hw, > + &t7_vpu_clkc_p1.hw > + }, > + .num_parents = 2, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static u32 t7_vapb_table[] = { 0, 1, 2, 3, 7}; > +static const struct clk_hw *t7_vapb_parent_hws[] = { > + &t7_fclk_div4.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div7.hw, > + &t7_fclk_div2p5.hw > +}; > + > +static struct clk_regmap t7_vapb_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + .table = t7_vapb_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vapb_0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_vapb_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vapb_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vapb_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vapb_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vapb_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vapb_0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vapb_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vapb_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT, > + }, > +}; > + > +static struct clk_regmap t7_vapb_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vapb_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vapb_1_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vapb_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vapb_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vapb_1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_vapb = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vapb_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vapb_0.hw, > + &t7_vapb_1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + .table = t7_vapb_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gdcclk_0_sel", > + .ops = &clk_regmap_mux_ops, > + /* Share parent with vapb clk */ > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gdcclk_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gdcclk_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "gdcclk_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_gdcclk_0_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gdcclk_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gdcclk_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gdcclk_1_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "gdcclk_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gdcclk_1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_gdcclk = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gdcclk_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gdcclk_0.hw, > + &t7_gdcclk_1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_gdc_clk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_GDC_CLK_CTRL, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "gdc_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gdcclk.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + .table = t7_vapb_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dewarpclk_0_sel", > + .ops = &clk_regmap_mux_ops, > + /* Share parent with vapb clk */ > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dewarpclk_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dewarpclk_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dewarpclk_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_dewarpclk_0_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dewarpclk_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_vapb_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vapb_parent_hws), > + .flags = CLK_SET_RATE_NO_REPARENT, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dewarpclk_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dewarpclk_1_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dewarpclk_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dewarpclk_1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_dewarpclk = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dewarpclk_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dewarpclk_0.hw, > + &t7_dewarpclk_1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dewarp_clk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_AMLGDC_CLK_CTRL, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "dewarp_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dewarpclk.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static u32 t7_anakin_table[] = { 0, 1, 2, 3, 7}; > +static const struct clk_hw *t7_anakin_parent_hws[] = { > + &t7_fclk_div4.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div5.hw, > + &t7_fclk_div2.hw, > + &t7_fclk_div2p5.hw > +}; > + > +static struct clk_regmap t7_anakin_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + .table = t7_anakin_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "anakin_0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_anakin_parent_hws, > + .num_parents = ARRAY_SIZE(t7_anakin_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_anakin_0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "anakin_0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_anakin_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_anakin_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "anakin_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_anakin_0_div.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_anakin_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "anakin_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_anakin_parent_hws, > + .num_parents = ARRAY_SIZE(t7_anakin_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_anakin_1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "anakin_1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_anakin_1_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_anakin_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "anakin_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_anakin_1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_anakin = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .mask = 1, > + .shift = 31, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "anakin_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_anakin_0.hw, > + &t7_anakin_1.hw > + }, > + .num_parents = 2, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_anakin_clk = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_ANAKIN_CLK_CTRL, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "anakin_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_anakin.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_ge2d_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VAPBCLK_CTRL, > + .bit_idx = 30, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "ge2d_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_vapb.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +/*cts_hdcp22_esmclk*/ > + > +/*cts_hdcp22_skpclk*/ > + > +/* cts_vdin_meas_clk */ > +static const struct clk_parent_data t7_vdin_parent_hws[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_vid_pll.hw } > +}; > + > +static struct clk_regmap t7_vdin_meas_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdin_meas_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_vdin_parent_hws, > + .num_parents = ARRAY_SIZE(t7_vdin_parent_hws), > + .flags = CLK_GET_RATE_NOCACHE, > + }, > +}; > + > +static struct clk_regmap t7_vdin_meas_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "vdin_meas_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdin_meas_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_vdin_meas_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_VDIN_MEAS_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "vdin_meas_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_vdin_meas_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static const struct clk_parent_data t7_sd_emmc_clk0_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_hifi_pll.hw }, > + { .hw = &t7_fclk_div2p5.hw }, > + { .hw = &t7_mpll2.hw }, > + { .hw = &t7_mpll3.hw }, > + { .hw = &t7_gp0_pll.hw } > +}; > + > +static struct clk_regmap t7_sd_emmc_c_clk0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_NAND_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_c_clk0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_sd_emmc_clk0_parent_data, > + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), > + .flags = CLK_GET_RATE_NOCACHE > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_c_clk0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_NAND_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_c_clk0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_c_clk0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_c_clk0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_NAND_CLK_CTRL, > + .bit_idx = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sd_emmc_c_clk0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_c_clk0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_a_clk0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .mask = 0x7, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_a_clk0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_sd_emmc_clk0_parent_data, > + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), > + .flags = CLK_GET_RATE_NOCACHE > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_a_clk0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_a_clk0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_a_clk0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_a_clk0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .bit_idx = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sd_emmc_a_clk0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_a_clk0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_b_clk0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .mask = 0x7, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_b_clk0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_sd_emmc_clk0_parent_data, > + .num_parents = ARRAY_SIZE(t7_sd_emmc_clk0_parent_data), > + .flags = CLK_GET_RATE_NOCACHE > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_b_clk0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "sd_emmc_b_clk0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_b_clk0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_sd_emmc_b_clk0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SD_EMMC_CLK_CTRL, > + .bit_idx = 23, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "sd_emmc_b_clk0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_sd_emmc_b_clk0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT > + }, > +}; > + > +/*cts_cdac_clk*/ > + > +static const struct clk_parent_data t7_spicc_parent_hws[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_sys_clk.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div7.hw }, > + { .hw = &t7_gp1_pll.hw } > +}; > + > +static struct clk_regmap t7_spicc0_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .mask = 0x7, > + .shift = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc0_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc0_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .shift = 0, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc0_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc0_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc0_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .bit_idx = 6, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc0_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc0_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc1_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .mask = 0x7, > + .shift = 23, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc1_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc1_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .shift = 16, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc1_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc1_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc1_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL, > + .bit_idx = 22, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc1_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc1_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc2_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .mask = 0x7, > + .shift = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc2_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc2_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .shift = 0, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc2_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc2_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc2_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .bit_idx = 6, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc2_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc2_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc3_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .mask = 0x7, > + .shift = 23, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc3_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc3_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .shift = 16, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc3_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc3_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc3_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL1, > + .bit_idx = 22, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc3_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc3_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc4_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .mask = 0x7, > + .shift = 7, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc4_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc4_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .shift = 0, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc4_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc4_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc4_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .bit_idx = 6, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc4_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc4_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc5_mux = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .mask = 0x7, > + .shift = 23, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc5_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_spicc_parent_hws, > + .num_parents = ARRAY_SIZE(t7_spicc_parent_hws), > + }, > +}; > + > +static struct clk_regmap t7_spicc5_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .shift = 16, > + .width = 6, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "spicc5_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc5_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_spicc5_gate = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_SPICC_CLK_CTRL2, > + .bit_idx = 22, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "spicc5_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_spicc5_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/*cts_bt656*/ > + > +static const struct clk_parent_data t7_pwm_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_vid_pll.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw } > +}; > + > +static struct clk_regmap t7_pwm_a_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_a_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_a_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_a_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_a_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_a_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_a_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_a_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_b_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_b_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_b_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_b_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_b_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_b_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AB_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_b_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_b_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_c_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_c_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_c_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_c_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_c_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_c_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_c_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_c_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_d_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_d_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_d_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_d_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_d_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_d_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_CD_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_d_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_d_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_e_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_e_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_e_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_e_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_e_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_e_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_e_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_e_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_f_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_f_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + .flags = CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_f_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_f_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_f_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_f_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_EF_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_f_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_f_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_a_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_a_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_a_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_a_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_a_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_a_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_a_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_a_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_b_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_b_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_b_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_b_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_b_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_b_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_AB_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_b_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_b_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_c_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_c_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_c_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_c_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_c_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_c_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_c_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_c_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_d_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_d_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_d_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_d_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_d_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_d_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_CD_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_d_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_d_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_e_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_e_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_e_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_e_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_e_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_e_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_e_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_e_div.hw > + }, > + .num_parents = 1, > + /*The clock feeds the GPU,it should be always on*/ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_f_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_f_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_f_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_f_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_f_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_f_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_EF_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_f_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_f_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_g_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_g_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_g_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_g_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_g_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_g_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_g_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_g_div.hw > + }, > + .num_parents = 1, > + /*This clock feeds the DDR,it should be always on.*/ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_h_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .mask = 0x3, > + .shift = 25, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_h_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_pwm_parent_data, > + .num_parents = ARRAY_SIZE(t7_pwm_parent_data), > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_h_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .shift = 16, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_h_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_h_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_pwm_ao_h_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_PWM_CLK_AO_GH_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "pwm_ao_h_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_pwm_ao_h_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static u32 t7_dsi_meas_table[] = { 0, 1, 2, 3, 6, 7}; > + > +static const struct clk_parent_data t7_dsi_meas_parent_data[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div7.hw } > +}; > + > +static struct clk_regmap t7_dsi_a_meas_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .mask = 0x3, > + .shift = 9, > + .table = t7_dsi_meas_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_a_meas_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsi_meas_parent_data, > + .num_parents = ARRAY_SIZE(t7_dsi_meas_parent_data) > + }, > +}; > + > +static struct clk_regmap t7_dsi_a_meas_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_a_meas_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi_a_meas_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dsi_a_meas_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_a_meas_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi_a_meas_div.hw > + }, > + .num_parents = 1, > + /* config it in U-boot, ignore it to avoid display abnormal */ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_dsi_b_meas_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .mask = 0x3, > + .shift = 21, > + .table = t7_dsi_meas_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_b_meas_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_dsi_meas_parent_data, > + .num_parents = ARRAY_SIZE(t7_dsi_meas_parent_data) > + }, > +}; > + > +static struct clk_regmap t7_dsi_b_meas_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .shift = 12, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_b_meas_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi_b_meas_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_dsi_b_meas_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL, > + .bit_idx = 20, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi_b_meas_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi_b_meas_div.hw > + }, > + .num_parents = 1, > + /* config it in U-boot, ignore it to avoid display abnormal */ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static u32 t7_dsi_phy_table[] = { 4, 5, 6, 7}; > +static const struct clk_hw *t7_dsi_phy_parent_hws[] = { > + &t7_fclk_div2.hw, > + &t7_fclk_div2p5.hw, > + &t7_fclk_div3.hw, > + &t7_fclk_div7.hw > +}; > + > +static struct clk_regmap t7_dsi0_phy_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .mask = 0x3, > + .shift = 12, > + .table = t7_dsi_phy_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi0_phy_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_dsi_phy_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsi_phy_parent_hws) > + }, > +}; > + > +static struct clk_regmap t7_dsi0_phy_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi0_phy_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi0_phy_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_dsi0_phy_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi0_phy_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi0_phy_div.hw > + }, > + .num_parents = 1, > + /* config it in U-boot, ignore it to avoid display abnormal */ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_dsi1_phy_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .mask = 0x3, > + .shift = 25, > + .table = t7_dsi_phy_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi1_phy_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = t7_dsi_phy_parent_hws, > + .num_parents = ARRAY_SIZE(t7_dsi_phy_parent_hws) > + }, > +}; > + > +static struct clk_regmap t7_dsi1_phy_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .shift = 16, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi1_phy_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi1_phy_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_dsi1_phy_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_MIPIDSI_PHY_CLK_CTRL, > + .bit_idx = 24, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "dsi1_phy_gate", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_dsi1_phy_div.hw > + }, > + .num_parents = 1, > + /* config it in U-boot, ignore it to avoid display abnormal */ > + .flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, > + }, > +}; > + > +static struct clk_regmap t7_eth_rmii_sel = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_ETH_CLK_CTRL, > + .mask = 0x1, > + .shift = 9, > + .table = t7_dsi_phy_table > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "eth_rmii_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div2.hw, > + &t7_gp1_pll.hw > + }, > + .num_parents = 2 > + }, > +}; > + > +static struct clk_regmap t7_eth_rmii_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_ETH_CLK_CTRL, > + .shift = 0, > + .width = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "eth_rmii_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_eth_rmii_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_regmap t7_eth_rmii = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_ETH_CLK_CTRL, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "eth_rmii", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_eth_rmii_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT > + }, > +}; > + > +static struct clk_fixed_factor t7_eth_div8 = { > + .mult = 1, > + .div = 8, > + .hw.init = &(struct clk_init_data){ > + .name = "eth_div8", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_fclk_div2.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_eth_125m = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_ETH_CLK_CTRL, > + .bit_idx = 7, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "eth_125m", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_eth_div8.hw > + }, > + .num_parents = 1, > + }, > +}; > + > +static struct clk_regmap t7_saradc_mux = { > + .data = &(struct clk_regmap_mux_data) { > + .offset = CLKCTRL_SAR_CLK_CTRL0, > + .mask = 0x3, > + .shift = 9, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "saradc_mux", > + .ops = &clk_regmap_mux_ops, > + .parent_data = (const struct clk_parent_data []) { > + { .fw_name = "xtal", }, > + { .hw = &t7_sys_clk.hw }, > + }, > + .num_parents = 2, > + }, > +}; > + > +static struct clk_regmap t7_saradc_div = { > + .data = &(struct clk_regmap_div_data) { > + .offset = CLKCTRL_SAR_CLK_CTRL0, > + .shift = 0, > + .width = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "saradc_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_saradc_mux.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_saradc_gate = { > + .data = &(struct clk_regmap_gate_data) { > + .offset = CLKCTRL_SAR_CLK_CTRL0, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "saradc_clk", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_saradc_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +/* gen clk */ > +static u32 t7_gen_clk_mux_table[] = { 0, 5, 6, 7, 19, 21, 22, 23, 24, 25, 26, 27, 28 }; > + > +static const struct clk_parent_data t7_gen_clk_parent_names[] = { > + { .fw_name = "xtal", }, > + { .hw = &t7_gp0_pll.hw }, > + { .hw = &t7_gp1_pll.hw }, > + { .hw = &t7_hifi_pll.hw }, > + { .hw = &t7_fclk_div2.hw }, > + { .hw = &t7_fclk_div3.hw }, > + { .hw = &t7_fclk_div4.hw }, > + { .hw = &t7_fclk_div5.hw }, > + { .hw = &t7_fclk_div7.hw }, > + { .hw = &t7_mpll0.hw }, > + { .hw = &t7_mpll1.hw }, > + { .hw = &t7_mpll2.hw }, > + { .hw = &t7_mpll3.hw } > +}; > + > +static struct clk_regmap t7_gen_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = CLKCTRL_GEN_CLK_CTRL, > + .mask = 0x1f, > + .shift = 12, > + .table = t7_gen_clk_mux_table, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gen_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = t7_gen_clk_parent_names, > + .num_parents = ARRAY_SIZE(t7_gen_clk_parent_names), > + }, > +}; > + > +static struct clk_regmap t7_gen_div = { > + .data = &(struct clk_regmap_div_data){ > + .offset = CLKCTRL_GEN_CLK_CTRL, > + .shift = 0, > + .width = 11, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "gen_div", > + .ops = &clk_regmap_divider_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gen_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_gen = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = CLKCTRL_GEN_CLK_CTRL, > + .bit_idx = 11, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "gen", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_gen_div.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_0_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .mask = 0x3, > + .shift = 4, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_0_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = (const struct clk_parent_data []) { > + { .hw = &t7_mclk_pll.hw }, > + { .fw_name = "xtal", }, > + { .hw = &t7_mpll_50m.hw }, > + }, > + .num_parents = 3, > + }, > +}; > + > +static struct clk_fixed_factor t7_mclk_0_div2 = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_0_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_0_sel.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_0_pre = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .bit_idx = 2, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mclk_0_pre", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_0_div2.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_0 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .bit_idx = 0, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mclk_0", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_0_pre.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_1_sel = { > + .data = &(struct clk_regmap_mux_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .mask = 0x3, > + .shift = 12, > + }, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_1_sel", > + .ops = &clk_regmap_mux_ops, > + .parent_data = (const struct clk_parent_data []) { > + { .hw = &t7_mclk_pll.hw }, > + { .fw_name = "xtal", }, > + { .hw = &t7_mpll_50m.hw }, > + }, > + .num_parents = 3, > + }, > +}; > + > +static struct clk_fixed_factor t7_mclk_1_div2 = { > + .mult = 1, > + .div = 2, > + .hw.init = &(struct clk_init_data){ > + .name = "mclk_1_div2", > + .ops = &clk_fixed_factor_ops, > + .parent_hws = (const struct clk_hw *[]) { &t7_mclk_1_sel.hw }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_1_pre = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .bit_idx = 10, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mclk_1_pre", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_1_div2.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +static struct clk_regmap t7_mclk_1 = { > + .data = &(struct clk_regmap_gate_data){ > + .offset = ANACTRL_MCLK_PLL_CNTL4, > + .bit_idx = 8, > + }, > + .hw.init = &(struct clk_init_data) { > + .name = "mclk_1", > + .ops = &clk_regmap_gate_ops, > + .parent_hws = (const struct clk_hw *[]) { > + &t7_mclk_1_pre.hw > + }, > + .num_parents = 1, > + .flags = CLK_SET_RATE_PARENT, > + }, > +}; > + > +#define MESON_T7_SYS_GATE(_name, _reg, _bit) \ > +struct clk_regmap _name = { \ > + .data = &(struct clk_regmap_gate_data) { \ > + .offset = (_reg), \ > + .bit_idx = (_bit), \ > + }, \ > + .hw.init = &(struct clk_init_data) { \ > + .name = #_name, \ > + .ops = &clk_regmap_gate_ops, \ > + .parent_hws = (const struct clk_hw *[]) { \ > + &t7_sys_clk.hw \ > + }, \ > + .num_parents = 1, \ > + .flags = CLK_IGNORE_UNUSED, \ > + }, \ > +} > + > +/*CLKCTRL_SYS_CLK_EN0_REG0*/ > +static MESON_T7_SYS_GATE(t7_ddr, CLKCTRL_SYS_CLK_EN0_REG0, 0); > +static MESON_T7_SYS_GATE(t7_dos, CLKCTRL_SYS_CLK_EN0_REG0, 1); > +static MESON_T7_SYS_GATE(t7_mipi_dsi_a, CLKCTRL_SYS_CLK_EN0_REG0, 2); > +static MESON_T7_SYS_GATE(t7_mipi_dsi_b, CLKCTRL_SYS_CLK_EN0_REG0, 3); > +static MESON_T7_SYS_GATE(t7_ethphy, CLKCTRL_SYS_CLK_EN0_REG0, 4); > +static MESON_T7_SYS_GATE(t7_mali, CLKCTRL_SYS_CLK_EN0_REG0, 6); > +static MESON_T7_SYS_GATE(t7_aocpu, CLKCTRL_SYS_CLK_EN0_REG0, 13); > +static MESON_T7_SYS_GATE(t7_aucpu, CLKCTRL_SYS_CLK_EN0_REG0, 14); > +static MESON_T7_SYS_GATE(t7_cec, CLKCTRL_SYS_CLK_EN0_REG0, 16); > +static MESON_T7_SYS_GATE(t7_gdc, CLKCTRL_SYS_CLK_EN0_REG0, 17); > +static MESON_T7_SYS_GATE(t7_deswarp, CLKCTRL_SYS_CLK_EN0_REG0, 18); > +static MESON_T7_SYS_GATE(t7_ampipe_nand, CLKCTRL_SYS_CLK_EN0_REG0, 19); > +static MESON_T7_SYS_GATE(t7_ampipe_eth, CLKCTRL_SYS_CLK_EN0_REG0, 20); > +static MESON_T7_SYS_GATE(t7_am2axi0, CLKCTRL_SYS_CLK_EN0_REG0, 21); > +static MESON_T7_SYS_GATE(t7_am2axi1, CLKCTRL_SYS_CLK_EN0_REG0, 22); > +static MESON_T7_SYS_GATE(t7_am2axi2, CLKCTRL_SYS_CLK_EN0_REG0, 23); > +static MESON_T7_SYS_GATE(t7_sdemmca, CLKCTRL_SYS_CLK_EN0_REG0, 24); > +static MESON_T7_SYS_GATE(t7_sdemmcb, CLKCTRL_SYS_CLK_EN0_REG0, 25); > +static MESON_T7_SYS_GATE(t7_sdemmcc, CLKCTRL_SYS_CLK_EN0_REG0, 26); > +static MESON_T7_SYS_GATE(t7_smartcard, CLKCTRL_SYS_CLK_EN0_REG0, 27); > +static MESON_T7_SYS_GATE(t7_acodec, CLKCTRL_SYS_CLK_EN0_REG0, 28); > +static MESON_T7_SYS_GATE(t7_spifc, CLKCTRL_SYS_CLK_EN0_REG0, 29); > +static MESON_T7_SYS_GATE(t7_msr_clk, CLKCTRL_SYS_CLK_EN0_REG0, 30); > +static MESON_T7_SYS_GATE(t7_ir_ctrl, CLKCTRL_SYS_CLK_EN0_REG0, 31); > + > +/*CLKCTRL_SYS_CLK_EN0_REG1*/ > +static MESON_T7_SYS_GATE(t7_audio, CLKCTRL_SYS_CLK_EN0_REG1, 0); > +static MESON_T7_SYS_GATE(t7_eth, CLKCTRL_SYS_CLK_EN0_REG1, 3); > +static MESON_T7_SYS_GATE(t7_uart_a, CLKCTRL_SYS_CLK_EN0_REG1, 5); > +static MESON_T7_SYS_GATE(t7_uart_b, CLKCTRL_SYS_CLK_EN0_REG1, 6); > +static MESON_T7_SYS_GATE(t7_uart_c, CLKCTRL_SYS_CLK_EN0_REG1, 7); > +static MESON_T7_SYS_GATE(t7_uart_d, CLKCTRL_SYS_CLK_EN0_REG1, 8); > +static MESON_T7_SYS_GATE(t7_uart_e, CLKCTRL_SYS_CLK_EN0_REG1, 9); > +static MESON_T7_SYS_GATE(t7_uart_f, CLKCTRL_SYS_CLK_EN0_REG1, 10); > +static MESON_T7_SYS_GATE(t7_aififo, CLKCTRL_SYS_CLK_EN0_REG1, 11); > +static MESON_T7_SYS_GATE(t7_spicc2, CLKCTRL_SYS_CLK_EN0_REG1, 12); > +static MESON_T7_SYS_GATE(t7_spicc3, CLKCTRL_SYS_CLK_EN0_REG1, 13); > +static MESON_T7_SYS_GATE(t7_spicc4, CLKCTRL_SYS_CLK_EN0_REG1, 14); > +static MESON_T7_SYS_GATE(t7_ts_a73, CLKCTRL_SYS_CLK_EN0_REG1, 15); > +static MESON_T7_SYS_GATE(t7_ts_a53, CLKCTRL_SYS_CLK_EN0_REG1, 16); > +static MESON_T7_SYS_GATE(t7_spicc5, CLKCTRL_SYS_CLK_EN0_REG1, 17); > +static MESON_T7_SYS_GATE(t7_g2d, CLKCTRL_SYS_CLK_EN0_REG1, 20); > +static MESON_T7_SYS_GATE(t7_spicc0, CLKCTRL_SYS_CLK_EN0_REG1, 21); > +static MESON_T7_SYS_GATE(t7_spicc1, CLKCTRL_SYS_CLK_EN0_REG1, 22); > +static MESON_T7_SYS_GATE(t7_pcie, CLKCTRL_SYS_CLK_EN0_REG1, 24); > +static MESON_T7_SYS_GATE(t7_usb, CLKCTRL_SYS_CLK_EN0_REG1, 26); > +static MESON_T7_SYS_GATE(t7_pcie_phy, CLKCTRL_SYS_CLK_EN0_REG1, 27); > +static MESON_T7_SYS_GATE(t7_i2c_ao_a, CLKCTRL_SYS_CLK_EN0_REG1, 28); > +static MESON_T7_SYS_GATE(t7_i2c_ao_b, CLKCTRL_SYS_CLK_EN0_REG1, 29); > +static MESON_T7_SYS_GATE(t7_i2c_m_a, CLKCTRL_SYS_CLK_EN0_REG1, 30); > +static MESON_T7_SYS_GATE(t7_i2c_m_b, CLKCTRL_SYS_CLK_EN0_REG1, 31); > + > +/*CLKCTRL_SYS_CLK_EN0_REG2*/ > +static MESON_T7_SYS_GATE(t7_i2c_m_c, CLKCTRL_SYS_CLK_EN0_REG2, 0); > +static MESON_T7_SYS_GATE(t7_i2c_m_d, CLKCTRL_SYS_CLK_EN0_REG2, 1); > +static MESON_T7_SYS_GATE(t7_i2c_m_e, CLKCTRL_SYS_CLK_EN0_REG2, 2); > +static MESON_T7_SYS_GATE(t7_i2c_m_f, CLKCTRL_SYS_CLK_EN0_REG2, 3); > +static MESON_T7_SYS_GATE(t7_hdmitx_apb, CLKCTRL_SYS_CLK_EN0_REG2, 4); > +static MESON_T7_SYS_GATE(t7_i2c_s_a, CLKCTRL_SYS_CLK_EN0_REG2, 5); > +static MESON_T7_SYS_GATE(t7_hdmirx_pclk, CLKCTRL_SYS_CLK_EN0_REG2, 8); > +static MESON_T7_SYS_GATE(t7_mmc_apb, CLKCTRL_SYS_CLK_EN0_REG2, 11); > +static MESON_T7_SYS_GATE(t7_mipi_isp_pclk, CLKCTRL_SYS_CLK_EN0_REG2, 17); > +static MESON_T7_SYS_GATE(t7_rsa, CLKCTRL_SYS_CLK_EN0_REG2, 18); > +static MESON_T7_SYS_GATE(t7_pclk_sys_cpu_apb, CLKCTRL_SYS_CLK_EN0_REG2, 19); > +static MESON_T7_SYS_GATE(t7_a73pclk_cpu_apb, CLKCTRL_SYS_CLK_EN0_REG2, 20); > +static MESON_T7_SYS_GATE(t7_dspa, CLKCTRL_SYS_CLK_EN0_REG2, 21); > +static MESON_T7_SYS_GATE(t7_dspb, CLKCTRL_SYS_CLK_EN0_REG2, 22); > +static MESON_T7_SYS_GATE(t7_vpu_intr, CLKCTRL_SYS_CLK_EN0_REG2, 25); > +static MESON_T7_SYS_GATE(t7_sar_adc, CLKCTRL_SYS_CLK_EN0_REG2, 28); > +static MESON_T7_SYS_GATE(t7_gic, CLKCTRL_SYS_CLK_EN0_REG2, 30); > +static MESON_T7_SYS_GATE(t7_ts_gpu, CLKCTRL_SYS_CLK_EN0_REG2, 31); > + > +/*CLKCTRL_SYS_CLK_EN0_REG3*/ > +static MESON_T7_SYS_GATE(t7_ts_nna, CLKCTRL_SYS_CLK_EN0_REG3, 0); > +static MESON_T7_SYS_GATE(t7_ts_vpu, CLKCTRL_SYS_CLK_EN0_REG3, 1); > +static MESON_T7_SYS_GATE(t7_ts_hevc, CLKCTRL_SYS_CLK_EN0_REG3, 2); > +static MESON_T7_SYS_GATE(t7_pwm_ao_ab, CLKCTRL_SYS_CLK_EN0_REG3, 3); > +static MESON_T7_SYS_GATE(t7_pwm_ao_cd, CLKCTRL_SYS_CLK_EN0_REG3, 4); > +static MESON_T7_SYS_GATE(t7_pwm_ao_ef, CLKCTRL_SYS_CLK_EN0_REG3, 5); > +static MESON_T7_SYS_GATE(t7_pwm_ao_gh, CLKCTRL_SYS_CLK_EN0_REG3, 6); > +static MESON_T7_SYS_GATE(t7_pwm_ab, CLKCTRL_SYS_CLK_EN0_REG3, 7); > +static MESON_T7_SYS_GATE(t7_pwm_cd, CLKCTRL_SYS_CLK_EN0_REG3, 8); > +static MESON_T7_SYS_GATE(t7_pwm_ef, CLKCTRL_SYS_CLK_EN0_REG3, 9); > + > +/* Array of all clocks provided by this provider */ > +static struct clk_hw_onecell_data t7_hw_onecell_data = { > + .hws = { > + [CLKID_FIXED_PLL_DCO] = &t7_fixed_pll_dco.hw, > + [CLKID_FIXED_PLL] = &t7_fixed_pll.hw, > + [CLKID_SYS_PLL_DCO] = &t7_sys_pll_dco.hw, > + [CLKID_SYS_PLL] = &t7_sys_pll.hw, > + [CLKID_SYS1_PLL_DCO] = &t7_sys1_pll_dco.hw, > + [CLKID_SYS1_PLL] = &t7_sys1_pll.hw, > + [CLKID_FCLK_DIV2_DIV] = &t7_fclk_div2_div.hw, > + [CLKID_FCLK_DIV2] = &t7_fclk_div2.hw, > + [CLKID_FCLK_DIV3_DIV] = &t7_fclk_div3_div.hw, > + [CLKID_FCLK_DIV3] = &t7_fclk_div3.hw, > + [CLKID_FCLK_DIV4_DIV] = &t7_fclk_div4_div.hw, > + [CLKID_FCLK_DIV4] = &t7_fclk_div4.hw, > + [CLKID_FCLK_DIV5_DIV] = &t7_fclk_div5_div.hw, > + [CLKID_FCLK_DIV5] = &t7_fclk_div5.hw, > + [CLKID_FCLK_DIV7_DIV] = &t7_fclk_div7_div.hw, > + [CLKID_FCLK_DIV7] = &t7_fclk_div7.hw, > + [CLKID_FCLK_DIV2P5_DIV] = &t7_fclk_div2p5_div.hw, > + [CLKID_FCLK_DIV2P5] = &t7_fclk_div2p5.hw, > + [CLKID_GP0_PLL_DCO] = &t7_gp0_pll_dco.hw, > + [CLKID_GP0_PLL] = &t7_gp0_pll.hw, > + [CLKID_GP1_PLL_DCO] = &t7_gp1_pll_dco.hw, > + [CLKID_GP1_PLL] = &t7_gp1_pll.hw, > + [CLKID_MCLK_PLL_DCO] = &t7_mclk_pll_dco.hw, > + [CLKID_MCLK_PRE] = &t7_mclk_pre_od.hw, > + [CLKID_MCLK_PLL] = &t7_mclk_pll.hw, > + [CLKID_CPU_CLK] = &t7_cpu_clk.hw, > + [CLKID_A73_CLK] = &t7_a73_clk.hw, > + [CLKID_HIFI_PLL_DCO] = &t7_hifi_pll_dco.hw, > + [CLKID_HIFI_PLL] = &t7_hifi_pll.hw, > + [CLKID_PCIE_PLL_DCO] = &t7_pcie_pll_dco.hw, > + [CLKID_PCIE_PLL_DCO_DIV2] = &t7_pcie_pll_dco_div2.hw, > + [CLKID_PCIE_PLL_OD] = &t7_pcie_pll_od.hw, > + [CLKID_PCIE_PLL] = &t7_pcie_pll.hw, > + [CLKID_PCIE_BGP] = &t7_pcie_bgp.hw, > + [CLKID_PCIE_HCSL] = &t7_pcie_hcsl.hw, > + [CLKID_HDMI_PLL_DCO] = &t7_hdmi_pll_dco.hw, > + [CLKID_HDMI_PLL_OD] = &t7_hdmi_pll_od.hw, > + [CLKID_HDMI_PLL] = &t7_hdmi_pll.hw, > + [CLKID_MPLL_50M_DIV] = &t7_mpll_50m_div.hw, > + [CLKID_MPLL_50M] = &t7_mpll_50m.hw, > + [CLKID_MPLL_PREDIV] = &t7_mpll_prediv.hw, > + [CLKID_MPLL0_DIV] = &t7_mpll0_div.hw, > + [CLKID_MPLL0] = &t7_mpll0.hw, > + [CLKID_MPLL1_DIV] = &t7_mpll1_div.hw, > + [CLKID_MPLL1] = &t7_mpll1.hw, > + [CLKID_MPLL2_DIV] = &t7_mpll2_div.hw, > + [CLKID_MPLL2] = &t7_mpll2.hw, > + [CLKID_MPLL3_DIV] = &t7_mpll3_div.hw, > + [CLKID_MPLL3] = &t7_mpll3.hw, > + [CLKID_RTC_32K_CLKIN] = &t7_rtc_32k_clkin.hw, > + [CLKID_RTC_32K_DIV] = &t7_rtc_32k_div.hw, > + [CLKID_RTC_32K_XATL] = &t7_rtc_32k_xtal.hw, > + [CLKID_RTC_32K_MUX] = &t7_rtc_32k_sel.hw, > + [CLKID_RTC_CLK] = &t7_rtc_clk.hw, > + [CLKID_SYS_CLK_B_MUX] = &t7_sysclk_b_sel.hw, > + [CLKID_SYS_CLK_B_DIV] = &t7_sysclk_b_div.hw, > + [CLKID_SYS_CLK_B_GATE] = &t7_sysclk_b.hw, > + [CLKID_SYS_CLK_A_MUX] = &t7_sysclk_a_sel.hw, > + [CLKID_SYS_CLK_A_DIV] = &t7_sysclk_a_div.hw, > + [CLKID_SYS_CLK_A_GATE] = &t7_sysclk_a.hw, > + [CLKID_SYS_CLK] = &t7_sys_clk.hw, > + [CLKID_CECA_32K_CLKIN] = &t7_ceca_32k_clkin.hw, > + [CLKID_CECA_32K_DIV] = &t7_ceca_32k_div.hw, > + [CLKID_CECA_32K_MUX_PRE] = &t7_ceca_32k_sel_pre.hw, > + [CLKID_CECA_32K_MUX] = &t7_ceca_32k_sel.hw, > + [CLKID_CECA_32K_CLKOUT] = &t7_ceca_32k_clkout.hw, > + [CLKID_CECB_32K_CLKIN] = &t7_cecb_32k_clkin.hw, > + [CLKID_CECB_32K_DIV] = &t7_cecb_32k_div.hw, > + [CLKID_CECB_32K_MUX_PRE] = &t7_cecb_32k_sel_pre.hw, > + [CLKID_CECB_32K_MUX] = &t7_cecb_32k_sel.hw, > + [CLKID_CECB_32K_CLKOUT] = &t7_cecb_32k_clkout.hw, > + [CLKID_SC_CLK_MUX] = &t7_sc_clk_mux.hw, > + [CLKID_SC_CLK_DIV] = &t7_sc_clk_div.hw, > + [CLKID_SC_CLK_GATE] = &t7_sc_clk_gate.hw, > + [CLKID_DSPA_CLK_B_MUX] = &t7_dspa_b_mux.hw, > + [CLKID_DSPA_CLK_B_DIV] = &t7_dspa_b_div.hw, > + [CLKID_DSPA_CLK_B_GATE] = &t7_dspa_b_gate.hw, > + [CLKID_DSPA_CLK_A_MUX] = &t7_dspa_a_mux.hw, > + [CLKID_DSPA_CLK_A_DIV] = &t7_dspa_a_div.hw, > + [CLKID_DSPA_CLK_A_GATE] = &t7_dspa_a_gate.hw, > + [CLKID_DSPA_CLK] = &t7_dspa_mux.hw, > + [CLKID_DSPB_CLK_B_MUX] = &t7_dspb_b_mux.hw, > + [CLKID_DSPB_CLK_B_DIV] = &t7_dspb_b_div.hw, > + [CLKID_DSPB_CLK_B_GATE] = &t7_dspb_b_gate.hw, > + [CLKID_DSPB_CLK_A_MUX] = &t7_dspb_a_mux.hw, > + [CLKID_DSPB_CLK_A_DIV] = &t7_dspb_a_div.hw, > + [CLKID_DSPB_CLK_A_GATE] = &t7_dspb_a_gate.hw, > + [CLKID_DSPB_CLK] = &t7_dspb_mux.hw, > + [CLKID_24M_CLK_GATE] = &t7_24M_clk_gate.hw, > + [CLKID_12M_CLK_DIV] = &t7_12M_clk_div.hw, > + [CLKID_12M_CLK_GATE] = &t7_12M_clk_gate.hw, > + [CLKID_25M_CLK_DIV] = &t7_25M_clk_div.hw, > + [CLKID_25M_CLK_GATE] = &t7_25M_clk_gate.hw, > + [CLKID_VID_PLL] = &t7_vid_pll_div.hw, > + [CLKID_VID_PLL_MUX] = &t7_vid_pll_sel.hw, > + [CLKID_VID_PLL] = &t7_vid_pll.hw, > + [CLKID_VCLK_MUX] = &t7_vclk_sel.hw, > + [CLKID_VCLK2_MUX] = &t7_vclk2_sel.hw, > + [CLKID_VCLK_INPUT] = &t7_vclk_input.hw, > + [CLKID_VCLK2_INPUT] = &t7_vclk2_input.hw, > + [CLKID_VCLK_DIV] = &t7_vclk_div.hw, > + [CLKID_VCLK2_DIV] = &t7_vclk2_div.hw, > + [CLKID_VCLK] = &t7_vclk.hw, > + [CLKID_VCLK2] = &t7_vclk2.hw, > + [CLKID_VCLK_DIV1] = &t7_vclk_div1.hw, > + [CLKID_VCLK_DIV2_EN] = &t7_vclk_div2_en.hw, > + [CLKID_VCLK_DIV4_EN] = &t7_vclk_div4_en.hw, > + [CLKID_VCLK_DIV6_EN] = &t7_vclk_div6_en.hw, > + [CLKID_VCLK_DIV12_EN] = &t7_vclk_div12_en.hw, > + [CLKID_VCLK2_DIV1] = &t7_vclk2_div1.hw, > + [CLKID_VCLK2_DIV2_EN] = &t7_vclk2_div2_en.hw, > + [CLKID_VCLK2_DIV4_EN] = &t7_vclk2_div4_en.hw, > + [CLKID_VCLK2_DIV6_EN] = &t7_vclk2_div6_en.hw, > + [CLKID_VCLK2_DIV12_EN] = &t7_vclk2_div12_en.hw, > + [CLKID_VCLK_DIV2] = &t7_vclk_div2.hw, > + [CLKID_VCLK_DIV4] = &t7_vclk_div4.hw, > + [CLKID_VCLK_DIV6] = &t7_vclk_div6.hw, > + [CLKID_VCLK_DIV12] = &t7_vclk_div12.hw, > + [CLKID_VCLK2_DIV2] = &t7_vclk2_div2.hw, > + [CLKID_VCLK2_DIV4] = &t7_vclk2_div4.hw, > + [CLKID_VCLK2_DIV6] = &t7_vclk2_div6.hw, > + [CLKID_VCLK2_DIV12] = &t7_vclk2_div12.hw, > + [CLKID_CTS_ENCI_MUX] = &t7_cts_enci_sel.hw, > + [CLKID_CTS_ENCP_MUX] = &t7_cts_encp_sel.hw, > + [CLKID_CTS_VDAC_MUX] = &t7_cts_vdac_sel.hw, > + [CLKID_HDMI_TX_MUX] = &t7_hdmi_tx_sel.hw, > + [CLKID_CTS_ENCI] = &t7_cts_enci.hw, > + [CLKID_CTS_ENCP] = &t7_cts_encp.hw, > + [CLKID_CTS_VDAC] = &t7_cts_vdac.hw, > + [CLKID_HDMI_TX] = &t7_hdmi_tx.hw, > + [CLKID_HDMITX_SYS_MUX] = &t7_hdmitx_sys_sel.hw, > + [CLKID_HDMITX_SYS_DIV] = &t7_hdmitx_sys_div.hw, > + [CLKID_HDMITX_SYS] = &t7_hdmitx_sys.hw, > + [CLKID_HDMITX_PRIF_MUX] = &t7_hdmitx_prif_sel.hw, > + [CLKID_HDMITX_PRIF_DIV] = &t7_hdmitx_prif_div.hw, > + [CLKID_HDMITX_PRIF] = &t7_hdmitx_prif.hw, > + [CLKID_HDMITX_200M_MUX] = &t7_hdmitx_200m_sel.hw, > + [CLKID_HDMITX_200M_DIV] = &t7_hdmitx_200m_div.hw, > + [CLKID_HDMITX_200M] = &t7_hdmitx_200m.hw, > + [CLKID_HDMITX_AUD_MUX] = &t7_hdmitx_aud_sel.hw, > + [CLKID_HDMITX_AUD_DIV] = &t7_hdmitx_aud_div.hw, > + [CLKID_HDMITX_AUD] = &t7_hdmitx_aud.hw, > + [CLKID_HDMIRX_5M_MUX] = &t7_hdmirx_5m_sel.hw, > + [CLKID_HDMIRX_5M_DIV] = &t7_hdmirx_5m_div.hw, > + [CLKID_HDMIRX_5M] = &t7_hdmirx_5m.hw, > + [CLKID_HDMIRX_2M_MUX] = &t7_hdmirx_2m_sel.hw, > + [CLKID_HDMIRX_2M_DIV] = &t7_hdmirx_2m_div.hw, > + [CLKID_HDMIRX_2M] = &t7_hdmirx_2m.hw, > + [CLKID_HDMIRX_CFG_MUX] = &t7_hdmirx_cfg_sel.hw, > + [CLKID_HDMIRX_CFG_DIV] = &t7_hdmirx_cfg_div.hw, > + [CLKID_HDMIRX_CFG] = &t7_hdmirx_cfg.hw, > + [CLKID_HDMIRX_HDCP_MUX] = &t7_hdmirx_hdcp_sel.hw, > + [CLKID_HDMIRX_HDCP_DIV] = &t7_hdmirx_hdcp_div.hw, > + [CLKID_HDMIRX_HDCP] = &t7_hdmirx_hdcp.hw, > + [CLKID_HDMIRX_AUD_PLL_MUX] = &t7_hdmirx_aud_pll_sel.hw, > + [CLKID_HDMIRX_AUD_PLL_DIV] = &t7_hdmirx_aud_pll_div.hw, > + [CLKID_HDMIRX_AUD_PLL] = &t7_hdmirx_aud_pll.hw, > + [CLKID_HDMIRX_ACR_MUX] = &t7_hdmirx_acr_sel.hw, > + [CLKID_HDMIRX_ACR_DIV] = &t7_hdmirx_acr_div.hw, > + [CLKID_HDMIRX_ACR] = &t7_hdmirx_acr.hw, > + [CLKID_HDMIRX_METER_MUX] = &t7_hdmirx_meter_sel.hw, > + [CLKID_HDMIRX_METER_DIV] = &t7_hdmirx_meter_div.hw, > + [CLKID_HDMIRX_METER] = &t7_hdmirx_meter.hw, > + [CLKID_MCLK_0_SEL] = &t7_mclk_0_sel.hw, > + [CLKID_MCLK_0_DIV2] = &t7_mclk_0_div2.hw, > + [CLKID_MCLK_0_PRE] = &t7_mclk_0_pre.hw, > + [CLKID_MCLK_0] = &t7_mclk_0.hw, > + [CLKID_MCLK_1_SEL] = &t7_mclk_1_sel.hw, > + [CLKID_MCLK_1_DIV2] = &t7_mclk_1_div2.hw, > + [CLKID_MCLK_1_PRE] = &t7_mclk_1_pre.hw, > + [CLKID_MCLK_1] = &t7_mclk_1.hw, > + [CLKID_TS_CLK_DIV] = &t7_ts_clk_div.hw, > + [CLKID_TS_CLK_GATE] = &t7_ts_clk_gate.hw, > + [CLKID_MALI_0_SEL] = &t7_mali_0_sel.hw, > + [CLKID_MALI_0_DIV] = &t7_mali_0_div.hw, > + [CLKID_MALI_0] = &t7_mali_0.hw, > + [CLKID_MALI_1_SEL] = &t7_mali_1_sel.hw, > + [CLKID_MALI_1_DIV] = &t7_mali_1_div.hw, > + [CLKID_MALI_1] = &t7_mali_1.hw, > + [CLKID_MALI_MUX] = &t7_mali_mux.hw, > + [CLKID_VDEC_P0_MUX] = &t7_vdec_p0_mux.hw, > + [CLKID_VDEC_P0_DIV] = &t7_vdec_p0_div.hw, > + [CLKID_VDEC_P0] = &t7_vdec_p0.hw, > + [CLKID_VDEC_P1_MUX] = &t7_vdec_p1_mux.hw, > + [CLKID_VDEC_P1_DIV] = &t7_vdec_p1_div.hw, > + [CLKID_VDEC_P1] = &t7_vdec_p1.hw, > + [CLKID_VDEC_MUX] = &t7_vdec_mux.hw, > + [CLKID_HCODEC_P0_MUX] = &t7_hcodec_p0_mux.hw, > + [CLKID_HCODEC_P0_DIV] = &t7_hcodec_p0_div.hw, > + [CLKID_HCODEC_P0] = &t7_hcodec_p0.hw, > + [CLKID_HCODEC_P1_MUX] = &t7_hcodec_p1_mux.hw, > + [CLKID_HCODEC_P1_DIV] = &t7_hcodec_p1_div.hw, > + [CLKID_HCODEC_P1] = &t7_hcodec_p1.hw, > + [CLKID_HCODEC_MUX] = &t7_hcodec_mux.hw, > + [CLKID_HEVCB_P0_MUX] = &t7_hevcb_p0_mux.hw, > + [CLKID_HEVCB_P0_DIV] = &t7_hevcb_p0_div.hw, > + [CLKID_HEVCB_P0] = &t7_hevcb_p0.hw, > + [CLKID_HEVCB_P1_MUX] = &t7_hevcb_p1_mux.hw, > + [CLKID_HEVCB_P1_DIV] = &t7_hevcb_p1_div.hw, > + [CLKID_HEVCB_P1] = &t7_hevcb_p1.hw, > + [CLKID_HEVCB_MUX] = &t7_hevcb_mux.hw, > + [CLKID_HEVCF_P0_MUX] = &t7_hevcf_p0_mux.hw, > + [CLKID_HEVCF_P0_DIV] = &t7_hevcf_p0_div.hw, > + [CLKID_HEVCF_P0] = &t7_hevcf_p0.hw, > + [CLKID_HEVCF_P1_MUX] = &t7_hevcf_p1_mux.hw, > + [CLKID_HEVCF_P1_DIV] = &t7_hevcf_p1_div.hw, > + [CLKID_HEVCF_P1] = &t7_hevcf_p1.hw, > + [CLKID_HEVCF_MUX] = &t7_hevcf_mux.hw, > + [CLKID_WAVE_A_MUX] = &t7_wave_a_sel.hw, > + [CLKID_WAVE_A_DIV] = &t7_wave_a_div.hw, > + [CLKID_WAVE_A_GATE] = &t7_wave_aclk.hw, > + [CLKID_WAVE_B_MUX] = &t7_wave_b_sel.hw, > + [CLKID_WAVE_B_DIV] = &t7_wave_b_div.hw, > + [CLKID_WAVE_B_GATE] = &t7_wave_bclk.hw, > + [CLKID_WAVE_C_MUX] = &t7_wave_c_sel.hw, > + [CLKID_WAVE_C_DIV] = &t7_wave_c_div.hw, > + [CLKID_WAVE_C_GATE] = &t7_wave_cclk.hw, > + [CLKID_MIPI_ISP_MUX] = &t7_mipi_isp_sel.hw, > + [CLKID_MIPI_ISP_DIV] = &t7_mipi_isp_div.hw, > + [CLKID_MIPI_ISP] = &t7_mipi_isp.hw, > + [CLKID_MIPI_CSI_PHY_SEL0] = &t7_mipi_csi_phy_sel0.hw, > + [CLKID_MIPI_CSI_PHY_DIV0] = &t7_mipi_csi_phy_div0.hw, > + [CLKID_MIPI_CSI_PHY0] = &t7_mipi_csi_phy0.hw, > + [CLKID_MIPI_CSI_PHY_SEL1] = &t7_mipi_csi_phy_sel1.hw, > + [CLKID_MIPI_CSI_PHY_DIV1] = &t7_mipi_csi_phy_div1.hw, > + [CLKID_MIPI_CSI_PHY1] = &t7_mipi_csi_phy1.hw, > + [CLKID_MIPI_CSI_PHY_CLK] = &t7_mipi_csi_phy_clk.hw, > + [CLKID_VPU_0_MUX] = &t7_vpu_0_sel.hw, > + [CLKID_VPU_0_DIV] = &t7_vpu_0_div.hw, > + [CLKID_VPU_0] = &t7_vpu_0.hw, > + [CLKID_VPU_1_MUX] = &t7_vpu_1_sel.hw, > + [CLKID_VPU_1_DIV] = &t7_vpu_1_div.hw, > + [CLKID_VPU_1] = &t7_vpu_1.hw, > + [CLKID_VPU] = &t7_vpu.hw, > + [CLKID_VPU_CLKB_TMP_MUX] = &t7_vpu_clkb_tmp_mux.hw, > + [CLKID_VPU_CLKB_TMP_DIV] = &t7_vpu_clkb_tmp_div.hw, > + [CLKID_VPU_CLKB_TMP] = &t7_vpu_clkb_tmp.hw, > + [CLKID_VPU_CLKB_DIV] = &t7_vpu_clkb_div.hw, > + [CLKID_VPU_CLKB] = &t7_vpu_clkb.hw, > + [CLKID_VPU_CLKC_P0_MUX] = &t7_vpu_clkc_p0_mux.hw, > + [CLKID_VPU_CLKC_P0_DIV] = &t7_vpu_clkc_p0_div.hw, > + [CLKID_VPU_CLKC_P0] = &t7_vpu_clkc_p0.hw, > + [CLKID_VPU_CLKC_P1_MUX] = &t7_vpu_clkc_p1_mux.hw, > + [CLKID_VPU_CLKC_P1_DIV] = &t7_vpu_clkc_p1_div.hw, > + [CLKID_VPU_CLKC_P1] = &t7_vpu_clkc_p1.hw, > + [CLKID_VPU_CLKC_MUX] = &t7_vpu_clkc_mux.hw, > + [CLKID_VAPB_0_MUX] = &t7_vapb_0_sel.hw, > + [CLKID_VAPB_0_DIV] = &t7_vapb_0_div.hw, > + [CLKID_VAPB_0] = &t7_vapb_0.hw, > + [CLKID_VAPB_1_MUX] = &t7_vapb_1_sel.hw, > + [CLKID_VAPB_1_DIV] = &t7_vapb_1_div.hw, > + [CLKID_VAPB_1] = &t7_vapb_1.hw, > + [CLKID_VAPB] = &t7_vapb.hw, > + [CLKID_GDCCLK_0_MUX] = &t7_gdcclk_0_sel.hw, > + [CLKID_GDCCLK_0_DIV] = &t7_gdcclk_0_div.hw, > + [CLKID_GDCCLK_0] = &t7_gdcclk_0.hw, > + [CLKID_GDCCLK_1_MUX] = &t7_gdcclk_1_sel.hw, > + [CLKID_GDCCLK_1_DIV] = &t7_gdcclk_1_div.hw, > + [CLKID_GDCCLK_1] = &t7_gdcclk_1.hw, > + [CLKID_GDCCLK] = &t7_gdcclk.hw, > + [CLKID_GDC_CLK] = &t7_gdc_clk.hw, > + [CLKID_DEWARPCLK_0_MUX] = &t7_dewarpclk_0_sel.hw, > + [CLKID_DEWARPCLK_0_DIV] = &t7_dewarpclk_0_div.hw, > + [CLKID_DEWARPCLK_0] = &t7_dewarpclk_0.hw, > + [CLKID_DEWARPCLK_1_MUX] = &t7_dewarpclk_1_sel.hw, > + [CLKID_DEWARPCLK_1_DIV] = &t7_dewarpclk_1_div.hw, > + [CLKID_DEWARPCLK_1] = &t7_dewarpclk_1.hw, > + [CLKID_DEWARPCLK] = &t7_dewarpclk.hw, > + [CLKID_DEWARP_CLK] = &t7_dewarp_clk.hw, > + [CLKID_ANAKIN_0_MUX] = &t7_anakin_0_sel.hw, > + [CLKID_ANAKIN_0_DIV] = &t7_anakin_0_div.hw, > + [CLKID_ANAKIN_0] = &t7_anakin_0.hw, > + [CLKID_ANAKIN_1_MUX] = &t7_anakin_1_sel.hw, > + [CLKID_ANAKIN_1_DIV] = &t7_anakin_1_div.hw, > + [CLKID_ANAKIN_1] = &t7_anakin_1.hw, > + [CLKID_ANAKIN] = &t7_anakin.hw, > + [CLKID_ANAKIN_CLK] = &t7_anakin_clk.hw, > + [CLKID_GE2D] = &t7_ge2d_gate.hw, > + [CLKID_VDIN_MEAS_MUX] = &t7_vdin_meas_mux.hw, > + [CLKID_VDIN_MEAS_DIV] = &t7_vdin_meas_div.hw, > + [CLKID_VDIN_MEAS_GATE] = &t7_vdin_meas_gate.hw, > + [CLKID_VID_LOCK_DIV] = &t7_vid_lock_div.hw, > + [CLKID_VID_LOCK] = &t7_vid_lock_clk.hw, > + [CLKID_PWM_A_MUX] = &t7_pwm_a_mux.hw, > + [CLKID_PWM_A_DIV] = &t7_pwm_a_div.hw, > + [CLKID_PWM_A_GATE] = &t7_pwm_a_gate.hw, > + [CLKID_PWM_B_MUX] = &t7_pwm_b_mux.hw, > + [CLKID_PWM_B_DIV] = &t7_pwm_b_div.hw, > + [CLKID_PWM_B_GATE] = &t7_pwm_b_gate.hw, > + [CLKID_PWM_C_MUX] = &t7_pwm_c_mux.hw, > + [CLKID_PWM_C_DIV] = &t7_pwm_c_div.hw, > + [CLKID_PWM_C_GATE] = &t7_pwm_c_gate.hw, > + [CLKID_PWM_D_MUX] = &t7_pwm_d_mux.hw, > + [CLKID_PWM_D_DIV] = &t7_pwm_d_div.hw, > + [CLKID_PWM_D_GATE] = &t7_pwm_d_gate.hw, > + [CLKID_PWM_E_MUX] = &t7_pwm_e_mux.hw, > + [CLKID_PWM_E_DIV] = &t7_pwm_e_div.hw, > + [CLKID_PWM_E_GATE] = &t7_pwm_e_gate.hw, > + [CLKID_PWM_F_MUX] = &t7_pwm_f_mux.hw, > + [CLKID_PWM_F_DIV] = &t7_pwm_f_div.hw, > + [CLKID_PWM_F_GATE] = &t7_pwm_f_gate.hw, > + [CLKID_PWM_AO_A_MUX] = &t7_pwm_ao_a_mux.hw, > + [CLKID_PWM_AO_A_DIV] = &t7_pwm_ao_a_div.hw, > + [CLKID_PWM_AO_A_GATE] = &t7_pwm_ao_a_gate.hw, > + [CLKID_PWM_AO_B_MUX] = &t7_pwm_ao_b_mux.hw, > + [CLKID_PWM_AO_B_DIV] = &t7_pwm_ao_b_div.hw, > + [CLKID_PWM_AO_B_GATE] = &t7_pwm_ao_b_gate.hw, > + [CLKID_PWM_AO_C_MUX] = &t7_pwm_ao_c_mux.hw, > + [CLKID_PWM_AO_C_DIV] = &t7_pwm_ao_c_div.hw, > + [CLKID_PWM_AO_C_GATE] = &t7_pwm_ao_c_gate.hw, > + [CLKID_PWM_AO_D_MUX] = &t7_pwm_ao_d_mux.hw, > + [CLKID_PWM_AO_D_DIV] = &t7_pwm_ao_d_div.hw, > + [CLKID_PWM_AO_D_GATE] = &t7_pwm_ao_d_gate.hw, > + [CLKID_PWM_AO_E_MUX] = &t7_pwm_ao_e_mux.hw, > + [CLKID_PWM_AO_E_DIV] = &t7_pwm_ao_e_div.hw, > + [CLKID_PWM_AO_E_GATE] = &t7_pwm_ao_e_gate.hw, > + [CLKID_PWM_AO_F_MUX] = &t7_pwm_ao_f_mux.hw, > + [CLKID_PWM_AO_F_DIV] = &t7_pwm_ao_f_div.hw, > + [CLKID_PWM_AO_F_GATE] = &t7_pwm_ao_f_gate.hw, > + [CLKID_PWM_AO_G_MUX] = &t7_pwm_ao_g_mux.hw, > + [CLKID_PWM_AO_G_DIV] = &t7_pwm_ao_g_div.hw, > + [CLKID_PWM_AO_G_GATE] = &t7_pwm_ao_g_gate.hw, > + [CLKID_PWM_AO_H_MUX] = &t7_pwm_ao_h_mux.hw, > + [CLKID_PWM_AO_H_DIV] = &t7_pwm_ao_h_div.hw, > + [CLKID_PWM_AO_H_GATE] = &t7_pwm_ao_h_gate.hw, > + [CLKID_SPICC0_MUX] = &t7_spicc0_mux.hw, > + [CLKID_SPICC0_DIV] = &t7_spicc0_div.hw, > + [CLKID_SPICC0_GATE] = &t7_spicc0_gate.hw, > + [CLKID_SPICC1_MUX] = &t7_spicc1_mux.hw, > + [CLKID_SPICC1_DIV] = &t7_spicc1_div.hw, > + [CLKID_SPICC1_GATE] = &t7_spicc1_gate.hw, > + [CLKID_SPICC2_MUX] = &t7_spicc2_mux.hw, > + [CLKID_SPICC2_DIV] = &t7_spicc2_div.hw, > + [CLKID_SPICC2_GATE] = &t7_spicc2_gate.hw, > + [CLKID_SPICC3_MUX] = &t7_spicc3_mux.hw, > + [CLKID_SPICC3_DIV] = &t7_spicc3_div.hw, > + [CLKID_SPICC3_GATE] = &t7_spicc3_gate.hw, > + [CLKID_SPICC4_MUX] = &t7_spicc4_mux.hw, > + [CLKID_SPICC4_DIV] = &t7_spicc4_div.hw, > + [CLKID_SPICC4_GATE] = &t7_spicc4_gate.hw, > + [CLKID_SPICC5_MUX] = &t7_spicc5_mux.hw, > + [CLKID_SPICC5_DIV] = &t7_spicc5_div.hw, > + [CLKID_SPICC5_GATE] = &t7_spicc5_gate.hw, > + [CLKID_SD_EMMC_C_CLK_MUX] = &t7_sd_emmc_c_clk0_sel.hw, > + [CLKID_SD_EMMC_C_CLK_DIV] = &t7_sd_emmc_c_clk0_div.hw, > + [CLKID_SD_EMMC_C_CLK] = &t7_sd_emmc_c_clk0.hw, > + [CLKID_SD_EMMC_A_CLK_MUX] = &t7_sd_emmc_a_clk0_sel.hw, > + [CLKID_SD_EMMC_A_CLK_DIV] = &t7_sd_emmc_a_clk0_div.hw, > + [CLKID_SD_EMMC_A_CLK] = &t7_sd_emmc_a_clk0.hw, > + [CLKID_SD_EMMC_B_CLK_MUX] = &t7_sd_emmc_b_clk0_sel.hw, > + [CLKID_SD_EMMC_B_CLK_DIV] = &t7_sd_emmc_b_clk0_div.hw, > + [CLKID_SD_EMMC_B_CLK] = &t7_sd_emmc_b_clk0.hw, > + [CLKID_DSI_A_MEAS_MUX] = &t7_dsi_a_meas_mux.hw, > + [CLKID_DSI_A_MEAS_DIV] = &t7_dsi_a_meas_div.hw, > + [CLKID_DSI_A_MEAS_GATE] = &t7_dsi_a_meas_gate.hw, > + [CLKID_DSI_B_MEAS_MUX] = &t7_dsi_b_meas_mux.hw, > + [CLKID_DSI_B_MEAS_DIV] = &t7_dsi_b_meas_div.hw, > + [CLKID_DSI_B_MEAS_GATE] = &t7_dsi_b_meas_gate.hw, > + [CLKID_DSI0_PHY_MUX] = &t7_dsi0_phy_mux.hw, > + [CLKID_DSI0_PHY_DIV] = &t7_dsi0_phy_div.hw, > + [CLKID_DSI0_PHY_GATE] = &t7_dsi0_phy_gate.hw, > + [CLKID_DSI1_PHY_MUX] = &t7_dsi1_phy_mux.hw, > + [CLKID_DSI1_PHY_DIV] = &t7_dsi1_phy_div.hw, > + [CLKID_DSI1_PHY_GATE] = &t7_dsi1_phy_gate.hw, > + [CLKID_ETH_RMII_SEL] = &t7_eth_rmii_sel.hw, > + [CLKID_ETH_RMII_DIV] = &t7_eth_rmii_div.hw, > + [CLKID_ETH_RMII] = &t7_eth_rmii.hw, > + [CLKID_ETH_DIV8] = &t7_eth_div8.hw, > + [CLKID_ETH_125M] = &t7_eth_125m.hw, > + [CLKID_SARADC_MUX] = &t7_saradc_mux.hw, > + [CLKID_SARADC_DIV] = &t7_saradc_div.hw, > + [CLKID_SARADC_GATE] = &t7_saradc_gate.hw, > + [CLKID_GEN_MUX] = &t7_gen_sel.hw, > + [CLKID_GEN_DIV] = &t7_gen_div.hw, > + [CLKID_GEN_GATE] = &t7_gen.hw, > + > + [CLKID_DDR] = &t7_ddr.hw, > + [CLKID_DOS] = &t7_dos.hw, > + [CLKID_MIPI_DSI_A] = &t7_mipi_dsi_a.hw, > + [CLKID_MIPI_DSI_B] = &t7_mipi_dsi_b.hw, > + [CLKID_ETHPHY] = &t7_ethphy.hw, > + [CLKID_MALI] = &t7_mali.hw, > + [CLKID_AOCPU] = &t7_aocpu.hw, > + [CLKID_AUCPU] = &t7_aucpu.hw, > + [CLKID_CEC] = &t7_cec.hw, > + [CLKID_GDC] = &t7_gdc.hw, > + [CLKID_DESWARP] = &t7_deswarp.hw, > + [CLKID_AMPIPE_NAND] = &t7_ampipe_nand.hw, > + [CLKID_AMPIPE_ETH] = &t7_ampipe_eth.hw, > + [CLKID_AM2AXI0] = &t7_am2axi0.hw, > + [CLKID_AM2AXI1] = &t7_am2axi1.hw, > + [CLKID_AM2AXI2] = &t7_am2axi2.hw, > + [CLKID_SD_EMMC_A] = &t7_sdemmca.hw, > + [CLKID_SD_EMMC_B] = &t7_sdemmcb.hw, > + [CLKID_SD_EMMC_C] = &t7_sdemmcc.hw, > + [CLKID_SMARTCARD] = &t7_smartcard.hw, > + [CLKID_ACODEC] = &t7_acodec.hw, > + [CLKID_SPIFC] = &t7_spifc.hw, > + [CLKID_MSR_CLK] = &t7_msr_clk.hw, > + [CLKID_IR_CTRL] = &t7_ir_ctrl.hw, > + > + [CLKID_AUDIO] = &t7_audio.hw, > + [CLKID_ETH] = &t7_eth.hw, > + [CLKID_UART_A] = &t7_uart_a.hw, > + [CLKID_UART_B] = &t7_uart_b.hw, > + [CLKID_UART_C] = &t7_uart_c.hw, > + [CLKID_UART_D] = &t7_uart_d.hw, > + [CLKID_UART_E] = &t7_uart_e.hw, > + [CLKID_UART_F] = &t7_uart_f.hw, > + [CLKID_AIFIFO] = &t7_aififo.hw, > + [CLKID_SPICC2] = &t7_spicc2.hw, > + [CLKID_SPICC3] = &t7_spicc3.hw, > + [CLKID_SPICC4] = &t7_spicc4.hw, > + [CLKID_TS_A73] = &t7_ts_a73.hw, > + [CLKID_TS_A53] = &t7_ts_a53.hw, > + [CLKID_SPICC5] = &t7_spicc5.hw, > + [CLKID_G2D] = &t7_g2d.hw, > + [CLKID_SPICC0] = &t7_spicc0.hw, > + [CLKID_SPICC1] = &t7_spicc1.hw, > + [CLKID_PCIE] = &t7_pcie.hw, > + [CLKID_USB] = &t7_usb.hw, > + [CLKID_PCIE_PHY] = &t7_pcie_phy.hw, > + [CLKID_I2C_AO_A] = &t7_i2c_ao_a.hw, > + [CLKID_I2C_AO_B] = &t7_i2c_ao_b.hw, > + [CLKID_I2C_M_A] = &t7_i2c_m_a.hw, > + [CLKID_I2C_M_B] = &t7_i2c_m_b.hw, > + > + [CLKID_I2C_M_C] = &t7_i2c_m_c.hw, > + [CLKID_I2C_M_D] = &t7_i2c_m_d.hw, > + [CLKID_I2C_M_E] = &t7_i2c_m_e.hw, > + [CLKID_I2C_M_F] = &t7_i2c_m_f.hw, > + [CLKID_HDMITX_APB] = &t7_hdmitx_apb.hw, > + [CLKID_I2C_S_A] = &t7_i2c_s_a.hw, > + [CLKID_HDMIRX_PCLK] = &t7_hdmirx_pclk.hw, > + [CLKID_MMC_APB] = &t7_mmc_apb.hw, > + [CLKID_MIPI_ISP_PCLK] = &t7_mipi_isp_pclk.hw, > + [CLKID_RSA] = &t7_rsa.hw, > + [CLKID_PCLK_SYS_CPU_APB] = &t7_pclk_sys_cpu_apb.hw, > + [CLKID_A73PCLK_CPU_APB] = &t7_a73pclk_cpu_apb.hw, > + [CLKID_DSPA] = &t7_dspa.hw, > + [CLKID_DSPB] = &t7_dspb.hw, > + [CLKID_VPU_INTR] = &t7_vpu_intr.hw, > + [CLKID_SAR_ADC] = &t7_sar_adc.hw, > + [CLKID_GIC] = &t7_gic.hw, > + [CLKID_TS_GPU] = &t7_ts_gpu.hw, > + [CLKID_TS_NNA] = &t7_ts_nna.hw, > + [CLKID_TS_VPU] = &t7_ts_vpu.hw, > + [CLKID_TS_HEVC] = &t7_ts_hevc.hw, > + [CLKID_PWM_AB] = &t7_pwm_ab.hw, > + [CLKID_PWM_CD] = &t7_pwm_cd.hw, > + [CLKID_PWM_EF] = &t7_pwm_ef.hw, > + [CLKID_PWM_AO_AB] = &t7_pwm_ao_ab.hw, > + [CLKID_PWM_AO_CD] = &t7_pwm_ao_cd.hw, > + [CLKID_PWM_AO_EF] = &t7_pwm_ao_ef.hw, > + [CLKID_PWM_AO_GH] = &t7_pwm_ao_gh.hw, > + > + [NR_CLKS] = NULL > + }, > + .num = NR_CLKS, > +}; > + > +/* Convenience table to populate regmap in .probe */ > +static struct clk_regmap *const t7_clk_regmaps[] __initconst = { > + &t7_rtc_32k_clkin, > + &t7_rtc_32k_div, > + &t7_rtc_32k_xtal, > + &t7_rtc_32k_sel, > + &t7_rtc_clk, > + &t7_sysclk_b_sel, > + &t7_sysclk_b_div, > + &t7_sysclk_b, > + &t7_sysclk_a_sel, > + &t7_sysclk_a_div, > + &t7_sysclk_a, > + &t7_sys_clk, > + &t7_ceca_32k_clkin, > + &t7_ceca_32k_div, > + &t7_ceca_32k_sel_pre, > + &t7_ceca_32k_sel, > + &t7_ceca_32k_clkout, > + &t7_cecb_32k_clkin, > + &t7_cecb_32k_div, > + &t7_cecb_32k_sel_pre, > + &t7_cecb_32k_sel, > + &t7_cecb_32k_clkout, > + &t7_sc_clk_mux, > + &t7_sc_clk_div, > + &t7_sc_clk_gate, > + &t7_dspa_a_mux, > + &t7_dspa_a_div, > + &t7_dspa_a_gate, > + &t7_dspa_b_mux, > + &t7_dspa_b_div, > + &t7_dspa_b_gate, > + &t7_dspa_mux, > + &t7_dspb_a_mux, > + &t7_dspb_a_div, > + &t7_dspb_a_gate, > + &t7_dspb_b_mux, > + &t7_dspb_b_div, > + &t7_dspb_b_gate, > + &t7_dspb_mux, > + &t7_24M_clk_gate, > + &t7_12M_clk_gate, > + &t7_25M_clk_div, > + &t7_25M_clk_gate, > + &t7_vid_pll_div, > + &t7_vid_pll_sel, > + &t7_vid_pll, > + &t7_vclk_sel, > + &t7_vclk2_sel, > + &t7_vclk_input, > + &t7_vclk2_input, > + &t7_vclk_div, > + &t7_vclk2_div, > + &t7_vclk, > + &t7_vclk2, > + &t7_vclk_div1, > + &t7_vclk_div2_en, > + &t7_vclk_div4_en, > + &t7_vclk_div6_en, > + &t7_vclk_div12_en, > + &t7_vclk2_div1, > + &t7_vclk2_div2_en, > + &t7_vclk2_div4_en, > + &t7_vclk2_div6_en, > + &t7_vclk2_div12_en, > + &t7_cts_enci_sel, > + &t7_cts_encp_sel, > + &t7_cts_vdac_sel, > + &t7_hdmi_tx_sel, > + &t7_cts_enci, > + &t7_cts_encp, > + &t7_cts_vdac, > + &t7_hdmi_tx, > + &t7_hdmitx_sys_sel, > + &t7_hdmitx_sys_div, > + &t7_hdmitx_sys, > + &t7_hdmitx_prif_sel, > + &t7_hdmitx_prif_div, > + &t7_hdmitx_prif, > + &t7_hdmitx_200m_sel, > + &t7_hdmitx_200m_div, > + &t7_hdmitx_200m, > + &t7_hdmitx_aud_sel, > + &t7_hdmitx_aud_div, > + &t7_hdmitx_aud, > + &t7_hdmirx_5m_sel, > + &t7_hdmirx_5m_div, > + &t7_hdmirx_5m, > + &t7_hdmirx_2m_sel, > + &t7_hdmirx_2m_div, > + &t7_hdmirx_2m, > + &t7_hdmirx_cfg_sel, > + &t7_hdmirx_cfg_div, > + &t7_hdmirx_cfg, > + &t7_hdmirx_hdcp_sel, > + &t7_hdmirx_hdcp_div, > + &t7_hdmirx_hdcp, > + &t7_hdmirx_aud_pll_sel, > + &t7_hdmirx_aud_pll_div, > + &t7_hdmirx_aud_pll, > + &t7_hdmirx_acr_sel, > + &t7_hdmirx_acr_div, > + &t7_hdmirx_acr, > + &t7_hdmirx_meter_sel, > + &t7_hdmirx_meter_div, > + &t7_hdmirx_meter, > + &t7_ts_clk_div, > + &t7_ts_clk_gate, > + &t7_mali_0_sel, > + &t7_mali_0_div, > + &t7_mali_0, > + &t7_mali_1_sel, > + &t7_mali_1_div, > + &t7_mali_1, > + &t7_mali_mux, > + &t7_vdec_p0_mux, > + &t7_vdec_p0_div, > + &t7_vdec_p0, > + &t7_vdec_p1_mux, > + &t7_vdec_p1_div, > + &t7_vdec_p1, > + &t7_vdec_mux, > + &t7_hcodec_p0_mux, > + &t7_hcodec_p0_div, > + &t7_hcodec_p0, > + &t7_hcodec_p1_mux, > + &t7_hcodec_p1_div, > + &t7_hcodec_p1, > + &t7_hcodec_mux, > + &t7_hevcb_p0_mux, > + &t7_hevcb_p0_div, > + &t7_hevcb_p0, > + &t7_hevcb_p1_mux, > + &t7_hevcb_p1_div, > + &t7_hevcb_p1, > + &t7_hevcb_mux, > + &t7_hevcf_p0_mux, > + &t7_hevcf_p0_div, > + &t7_hevcf_p0, > + &t7_hevcf_p1_mux, > + &t7_hevcf_p1_div, > + &t7_hevcf_p1, > + &t7_hevcf_mux, > + &t7_wave_a_sel, > + &t7_wave_a_div, > + &t7_wave_aclk, > + &t7_wave_b_sel, > + &t7_wave_b_div, > + &t7_wave_bclk, > + &t7_wave_c_sel, > + &t7_wave_c_div, > + &t7_wave_cclk, > + &t7_mipi_isp_sel, > + &t7_mipi_isp_div, > + &t7_mipi_isp, > + &t7_mipi_csi_phy_sel0, > + &t7_mipi_csi_phy_div0, > + &t7_mipi_csi_phy0, > + &t7_mipi_csi_phy_sel1, > + &t7_mipi_csi_phy_div1, > + &t7_mipi_csi_phy1, > + &t7_mipi_csi_phy_clk, > + &t7_vpu_0_sel, > + &t7_vpu_0_div, > + &t7_vpu_0, > + &t7_vpu_1_sel, > + &t7_vpu_1_div, > + &t7_vpu_1, > + &t7_vpu, > + &t7_vpu_clkb_tmp_mux, > + &t7_vpu_clkb_tmp_div, > + &t7_vpu_clkb_tmp, > + &t7_vpu_clkb_div, > + &t7_vpu_clkb, > + &t7_vpu_clkc_p0_mux, > + &t7_vpu_clkc_p0_div, > + &t7_vpu_clkc_p0, > + &t7_vpu_clkc_p1_mux, > + &t7_vpu_clkc_p1_div, > + &t7_vpu_clkc_p1, > + &t7_vpu_clkc_mux, > + &t7_vapb_0_sel, > + &t7_vapb_0_div, > + &t7_vapb_0, > + &t7_vapb_1_sel, > + &t7_vapb_1_div, > + &t7_vapb_1, > + &t7_vapb, > + &t7_gdcclk_0_sel, > + &t7_gdcclk_0_div, > + &t7_gdcclk_0, > + &t7_gdcclk_1_sel, > + &t7_gdcclk_1_div, > + &t7_gdcclk_1, > + &t7_gdcclk, > + &t7_gdc_clk, > + &t7_dewarpclk_0_sel, > + &t7_dewarpclk_0_div, > + &t7_dewarpclk_0, > + &t7_dewarpclk_1_sel, > + &t7_dewarpclk_1_div, > + &t7_dewarpclk_1, > + &t7_dewarpclk, > + &t7_dewarp_clk, > + &t7_anakin_0_sel, > + &t7_anakin_0_div, > + &t7_anakin_0, > + &t7_anakin_1_sel, > + &t7_anakin_1_div, > + &t7_anakin_1, > + &t7_anakin, > + &t7_anakin_clk, > + &t7_ge2d_gate, > + &t7_vdin_meas_mux, > + &t7_vdin_meas_div, > + &t7_vdin_meas_gate, > + &t7_vid_lock_div, > + &t7_vid_lock_clk, > + &t7_pwm_a_mux, > + &t7_pwm_a_div, > + &t7_pwm_a_gate, > + &t7_pwm_b_mux, > + &t7_pwm_b_div, > + &t7_pwm_b_gate, > + &t7_pwm_c_mux, > + &t7_pwm_c_div, > + &t7_pwm_c_gate, > + &t7_pwm_d_mux, > + &t7_pwm_d_div, > + &t7_pwm_d_gate, > + &t7_pwm_e_mux, > + &t7_pwm_e_div, > + &t7_pwm_e_gate, > + &t7_pwm_f_mux, > + &t7_pwm_f_div, > + &t7_pwm_f_gate, > + &t7_pwm_ao_a_mux, > + &t7_pwm_ao_a_div, > + &t7_pwm_ao_a_gate, > + &t7_pwm_ao_b_mux, > + &t7_pwm_ao_b_div, > + &t7_pwm_ao_b_gate, > + &t7_pwm_ao_c_mux, > + &t7_pwm_ao_c_div, > + &t7_pwm_ao_c_gate, > + &t7_pwm_ao_d_mux, > + &t7_pwm_ao_d_div, > + &t7_pwm_ao_d_gate, > + &t7_pwm_ao_e_mux, > + &t7_pwm_ao_e_div, > + &t7_pwm_ao_e_gate, > + &t7_pwm_ao_f_mux, > + &t7_pwm_ao_f_div, > + &t7_pwm_ao_f_gate, > + &t7_pwm_ao_g_mux, > + &t7_pwm_ao_g_div, > + &t7_pwm_ao_g_gate, > + &t7_pwm_ao_h_mux, > + &t7_pwm_ao_h_div, > + &t7_pwm_ao_h_gate, > + &t7_spicc0_mux, > + &t7_spicc0_div, > + &t7_spicc0_gate, > + &t7_spicc1_mux, > + &t7_spicc1_div, > + &t7_spicc1_gate, > + &t7_spicc2_mux, > + &t7_spicc2_div, > + &t7_spicc2_gate, > + &t7_spicc3_mux, > + &t7_spicc3_div, > + &t7_spicc3_gate, > + &t7_spicc4_mux, > + &t7_spicc4_div, > + &t7_spicc4_gate, > + &t7_spicc5_mux, > + &t7_spicc5_div, > + &t7_spicc5_gate, > + &t7_sd_emmc_c_clk0_sel, > + &t7_sd_emmc_c_clk0_div, > + &t7_sd_emmc_c_clk0, > + &t7_sd_emmc_a_clk0_sel, > + &t7_sd_emmc_a_clk0_div, > + &t7_sd_emmc_a_clk0, > + &t7_sd_emmc_b_clk0_sel, > + &t7_sd_emmc_b_clk0_div, > + &t7_sd_emmc_b_clk0, > + &t7_eth_rmii_sel, > + &t7_eth_rmii_div, > + &t7_eth_rmii, > + &t7_eth_125m, > + &t7_dsi_a_meas_mux, > + &t7_dsi_a_meas_div, > + &t7_dsi_a_meas_gate, > + &t7_dsi_b_meas_mux, > + &t7_dsi_b_meas_div, > + &t7_dsi_b_meas_gate, > + &t7_dsi0_phy_mux, > + &t7_dsi0_phy_div, > + &t7_dsi0_phy_gate, > + &t7_dsi1_phy_mux, > + &t7_dsi1_phy_div, > + &t7_dsi1_phy_gate, > + &t7_saradc_mux, > + &t7_saradc_div, > + &t7_saradc_gate, > + &t7_gen_sel, > + &t7_gen_div, > + &t7_gen, > + > + &t7_ddr, > + &t7_dos, > + &t7_mipi_dsi_a, > + &t7_mipi_dsi_b, > + &t7_ethphy, > + &t7_mali, > + &t7_aocpu, > + &t7_aucpu, > + &t7_cec, > + &t7_gdc, > + &t7_deswarp, > + &t7_ampipe_nand, > + &t7_ampipe_eth, > + &t7_am2axi0, > + &t7_am2axi1, > + &t7_am2axi2, > + &t7_sdemmca, > + &t7_sdemmcb, > + &t7_sdemmcc, > + &t7_smartcard, > + &t7_acodec, > + &t7_spifc, > + &t7_msr_clk, > + &t7_ir_ctrl, > + &t7_audio, > + &t7_eth, > + &t7_uart_a, > + &t7_uart_b, > + &t7_uart_c, > + &t7_uart_d, > + &t7_uart_e, > + &t7_uart_f, > + &t7_aififo, > + &t7_spicc2, > + &t7_spicc3, > + &t7_spicc4, > + &t7_ts_a73, > + &t7_ts_a53, > + &t7_spicc5, > + &t7_g2d, > + &t7_spicc0, > + &t7_spicc1, > + &t7_pcie, > + &t7_usb, > + &t7_pcie_phy, > + &t7_i2c_ao_a, > + &t7_i2c_ao_b, > + &t7_i2c_m_a, > + &t7_i2c_m_b, > + &t7_i2c_m_c, > + &t7_i2c_m_d, > + &t7_i2c_m_e, > + &t7_i2c_m_f, > + &t7_hdmitx_apb, > + &t7_i2c_s_a, > + &t7_hdmirx_pclk, > + &t7_mmc_apb, > + &t7_mipi_isp_pclk, > + &t7_rsa, > + &t7_pclk_sys_cpu_apb, > + &t7_a73pclk_cpu_apb, > + &t7_dspa, > + &t7_dspb, > + &t7_vpu_intr, > + &t7_sar_adc, > + &t7_gic, > + &t7_ts_gpu, > + &t7_ts_nna, > + &t7_ts_vpu, > + &t7_ts_hevc, > + &t7_pwm_ab, > + &t7_pwm_cd, > + &t7_pwm_ef, > + &t7_pwm_ao_ab, > + &t7_pwm_ao_cd, > + &t7_pwm_ao_ef, > + &t7_pwm_ao_gh, > +}; > + > +static struct clk_regmap *const t7_cpu_clk_regmaps[] __initconst = { > + &t7_cpu_clk, > + &t7_a73_clk, > +}; > + > +static struct clk_regmap *const t7_pll_clk_regmaps[] __initconst = { > + &t7_fixed_pll_dco, > + &t7_fixed_pll, > + &t7_sys_pll_dco, > + &t7_sys_pll, > + &t7_sys1_pll_dco, > + &t7_sys1_pll, > + &t7_fclk_div2, > + &t7_fclk_div3, > + &t7_fclk_div4, > + &t7_fclk_div5, > + &t7_fclk_div7, > + &t7_fclk_div2p5, > + &t7_gp0_pll_dco, > + &t7_gp0_pll, > + &t7_gp1_pll_dco, > + &t7_gp1_pll, > + &t7_mclk_pll_dco, > + &t7_mclk_pre_od, > + &t7_mclk_pll, > + &t7_hifi_pll_dco, > + &t7_hifi_pll, > + &t7_pcie_pll_dco, > + &t7_pcie_pll_od, > + &t7_pcie_bgp, > + &t7_pcie_hcsl, > + &t7_hdmi_pll_dco, > + &t7_hdmi_pll_od, > + &t7_hdmi_pll, > + &t7_mpll_50m, > + &t7_mpll0_div, > + &t7_mpll0, > + &t7_mpll1_div, > + &t7_mpll1, > + &t7_mpll2_div, > + &t7_mpll2, > + &t7_mpll3_div, > + &t7_mpll3, > + &t7_mclk_0_sel, > + &t7_mclk_0_pre, > + &t7_mclk_0, > + &t7_mclk_1_sel, > + &t7_mclk_1_pre, > + &t7_mclk_1 > +}; > + > +static int meson_t7_dvfs_setup(struct platform_device *pdev) > +{ > + int ret; > + > + /* Setup cluster 0 clock notifier for sys_pll */ > + ret = clk_notifier_register(t7_sys_pll.hw.clk, &t7_sys_pll_nb_data.nb); > + if (ret) { > + dev_err(&pdev->dev, "failed to register sys_pll notifier\n"); > + return ret; > + } > + /* Setup cluster 1 clock notifier for sys1_pll */ > + ret = clk_notifier_register(t7_sys1_pll.hw.clk, &t7_sys1_pll_nb_data.nb); > + if (ret) { > + dev_err(&pdev->dev, "failed to register sys1_pll notifier\n"); > + return ret; > + } > + > + return 0; > +} > + > +static struct regmap_config clkc_regmap_config = { > + .reg_bits = 32, > + .val_bits = 32, > + .reg_stride = 4, > +}; > + > +static struct regmap *t7_regmap_resource(struct device *dev, char *name) > +{ > + struct device_node *node = dev->of_node; > + struct resource res; > + void __iomem *base; > + int i; > + > + i = of_property_match_string(node, "reg-names", name); > + if (of_address_to_resource(node, i, &res)) > + return ERR_PTR(-ENOENT); > + > + base = devm_ioremap_resource(dev, &res); > + if (IS_ERR(base)) > + return ERR_CAST(base); > + > + clkc_regmap_config.max_register = resource_size(&res) - 4; > + clkc_regmap_config.name = devm_kasprintf(dev, GFP_KERNEL, "%s-%s", node->name, name); > + if (!clkc_regmap_config.name) > + return ERR_PTR(-ENOMEM); > + > + return devm_regmap_init_mmio(dev, base, &clkc_regmap_config); > +} > + > +static int __ref meson_t7_probe(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + struct regmap *basic_map; > + struct regmap *pll_map; > + struct regmap *cpu_clk_map; > + struct meson_clk_pll_data *mclk_data; > + int ret, i; > + > + /* Get regmap for different clock area */ > + basic_map = t7_regmap_resource(dev, "basic"); > + if (IS_ERR(basic_map)) { > + dev_err(dev, "basic clk registers not found\n"); > + return PTR_ERR(basic_map); > + } > + > + pll_map = t7_regmap_resource(dev, "pll"); > + if (IS_ERR(pll_map)) { > + dev_err(dev, "pll clk registers not found\n"); > + return PTR_ERR(pll_map); > + } > + > + cpu_clk_map = t7_regmap_resource(dev, "cpu_clk"); > + if (IS_ERR(cpu_clk_map)) { > + dev_err(dev, "cpu clk registers not found\n"); > + return PTR_ERR(cpu_clk_map); > + } > + > + /* Populate regmap for the regmap backed clocks */ > + for (i = 0; i < ARRAY_SIZE(t7_clk_regmaps); i++) > + t7_clk_regmaps[i]->map = basic_map; > + > + for (i = 0; i < ARRAY_SIZE(t7_cpu_clk_regmaps); i++) > + t7_cpu_clk_regmaps[i]->map = cpu_clk_map; > + > + for (i = 0; i < ARRAY_SIZE(t7_pll_clk_regmaps); i++) > + t7_pll_clk_regmaps[i]->map = pll_map; > + regmap_write(pll_map, ANACTRL_MPLL_CTRL0, 0x00000543); > + > + mclk_data = t7_mclk_pll_dco.data; > + > + for (i = 0; i < t7_hw_onecell_data.num; i++) { > + /* array might be sparse */ > + if (!t7_hw_onecell_data.hws[i]) > + continue; > + > + ret = devm_clk_hw_register(dev, t7_hw_onecell_data.hws[i]); > + if (ret) { > + dev_err(dev, "Clock registration failed\n"); > + return ret; > + } > + } > + meson_t7_dvfs_setup(pdev); > + > + > + return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, &t7_hw_onecell_data); > +} > + > +static const struct of_device_id clkc_match_table[] = { > + { > + .compatible = "amlogic,t7-clkc" > + }, > + {} > +}; > + > +static struct platform_driver t7_driver = { > + .probe = meson_t7_probe, > + .driver = { > + .name = "t7-clkc", > + .of_match_table = clkc_match_table, > + }, > +}; > + > +builtin_platform_driver(t7_driver); > +MODULE_LICENSE("GPL"); > diff --git a/drivers/clk/meson/t7.h b/drivers/clk/meson/t7.h > new file mode 100644 > index 000000000000..25961a658054 > --- /dev/null > +++ b/drivers/clk/meson/t7.h > @@ -0,0 +1,235 @@ > +/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ > +/* > + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. > + */ > + > +#ifndef __T7_H > +#define __T7_H > + > +/* basic clk: 0xfe000000 */ > +#define CLKCTRL_OSCIN_CTRL (0x0001 << 2) > +#define CLKCTRL_RTC_BY_OSCIN_CTRL0 (0x0002 << 2) > +#define CLKCTRL_RTC_BY_OSCIN_CTRL1 (0x0003 << 2) > +#define CLKCTRL_RTC_CTRL (0x0004 << 2) > +#define CLKCTRL_CHECK_CLK_RESULT (0x0005 << 2) > +#define CLKCTRL_MBIST_ATSPEED_CTRL (0x0006 << 2) > +#define CLKCTRL_LOCK_BIT_REG0 (0x0008 << 2) > +#define CLKCTRL_LOCK_BIT_REG1 (0x0009 << 2) > +#define CLKCTRL_LOCK_BIT_REG2 (0x000a << 2) > +#define CLKCTRL_LOCK_BIT_REG3 (0x000b << 2) > +#define CLKCTRL_PROT_BIT_REG0 (0x000c << 2) > +#define CLKCTRL_PROT_BIT_REG1 (0x000d << 2) > +#define CLKCTRL_PROT_BIT_REG2 (0x000e << 2) > +#define CLKCTRL_PROT_BIT_REG3 (0x000f << 2) > +#define CLKCTRL_SYS_CLK_CTRL0 (0x0010 << 2) > +#define CLKCTRL_SYS_CLK_EN0_REG0 (0x0011 << 2) > +#define CLKCTRL_SYS_CLK_EN0_REG1 (0x0012 << 2) > +#define CLKCTRL_SYS_CLK_EN0_REG2 (0x0013 << 2) > +#define CLKCTRL_SYS_CLK_EN0_REG3 (0x0014 << 2) > +#define CLKCTRL_SYS_CLK_EN1_REG0 (0x0015 << 2) > +#define CLKCTRL_SYS_CLK_EN1_REG1 (0x0016 << 2) > +#define CLKCTRL_SYS_CLK_EN1_REG2 (0x0017 << 2) > +#define CLKCTRL_SYS_CLK_EN1_REG3 (0x0018 << 2) > +#define CLKCTRL_SYS_CLK_VPU_EN0 (0x0019 << 2) > +#define CLKCTRL_SYS_CLK_VPU_EN1 (0x001a << 2) > +#define CLKCTRL_AXI_CLK_CTRL0 (0x001b << 2) > +#define CLKCTRL_TST_CTRL0 (0x0020 << 2) > +#define CLKCTRL_TST_CTRL1 (0x0021 << 2) > +#define CLKCTRL_CECA_CTRL0 (0x0022 << 2) > +#define CLKCTRL_CECA_CTRL1 (0x0023 << 2) > +#define CLKCTRL_CECB_CTRL0 (0x0024 << 2) > +#define CLKCTRL_CECB_CTRL1 (0x0025 << 2) > +#define CLKCTRL_SC_CLK_CTRL (0x0026 << 2) > +#define CLKCTRL_DSPA_CLK_CTRL0 (0x0027 << 2) > +#define CLKCTRL_DSPB_CLK_CTRL0 (0x0028 << 2) > +#define CLKCTRL_CLK12_24_CTRL (0x002a << 2) > +#define CLKCTRL_ANAKIN_CLK_CTRL (0x002b << 2) > +#define CLKCTRL_GDC_CLK_CTRL (0x002c << 2) > +#define CLKCTRL_AMLGDC_CLK_CTRL (0x002d << 2) > +#define CLKCTRL_VID_CLK0_CTRL (0x0030 << 2) > +#define CLKCTRL_VID_CLK0_CTRL2 (0x0031 << 2) > +#define CLKCTRL_VID_CLK0_DIV (0x0032 << 2) > +#define CLKCTRL_VIID_CLK0_DIV (0x0033 << 2) > +#define CLKCTRL_VIID_CLK0_CTRL (0x0034 << 2) > +#define CLKCTRL_ENC0_HDMI_CLK_CTRL (0x0035 << 2) > +#define CLKCTRL_ENC2_HDMI_CLK_CTRL (0x0036 << 2) > +#define CLKCTRL_ENC_HDMI_CLK_CTRL (0x0037 << 2) > +#define CLKCTRL_HDMI_CLK_CTRL (0x0038 << 2) > +#define CLKCTRL_VID_PLL_CLK0_DIV (0x0039 << 2) > +#define CLKCTRL_VPU_CLK_CTRL (0x003a << 2) > +#define CLKCTRL_VPU_CLKB_CTRL (0x003b << 2) > +#define CLKCTRL_VPU_CLKC_CTRL (0x003c << 2) > +#define CLKCTRL_VID_LOCK_CLK_CTRL (0x003d << 2) > +#define CLKCTRL_VDIN_MEAS_CLK_CTRL (0x003e << 2) > +#define CLKCTRL_VAPBCLK_CTRL (0x003f << 2) > +#define CLKCTRL_MIPIDSI_PHY_CLK_CTRL (0x0041 << 2) > +#define CLKCTRL_MIPI_CSI_PHY_CLK_CTRL (0x0043 << 2) > +#define CLKCTRL_MIPI_ISP_CLK_CTRL (0x0044 << 2) > +#define CLKCTRL_WAVE420L_CLK_CTRL (0x0045 << 2) > +#define CLKCTRL_WAVE420L_CLK_CTRL2 (0x0046 << 2) > +#define CLKCTRL_HTX_CLK_CTRL0 (0x0047 << 2) > +#define CLKCTRL_HTX_CLK_CTRL1 (0x0048 << 2) > +#define CLKCTRL_HRX_CLK_CTRL0 (0x004a << 2) > +#define CLKCTRL_HRX_CLK_CTRL1 (0x004b << 2) > +#define CLKCTRL_HRX_CLK_CTRL2 (0x004c << 2) > +#define CLKCTRL_HRX_CLK_CTRL3 (0x004d << 2) > +#define CLKCTRL_VDEC_CLK_CTRL (0x0050 << 2) > +#define CLKCTRL_VDEC2_CLK_CTRL (0x0051 << 2) > +#define CLKCTRL_VDEC3_CLK_CTRL (0x0052 << 2) > +#define CLKCTRL_VDEC4_CLK_CTRL (0x0053 << 2) > +#define CLKCTRL_WAVE521_CLK_CTRL (0x0054 << 2) > +#define CLKCTRL_WAVE521_CLK_CTRL2 (0x0055 << 2) > +#define CLKCTRL_TS_CLK_CTRL (0x0056 << 2) > +#define CLKCTRL_MALI_CLK_CTRL (0x0057 << 2) > +#define CLKCTRL_VIPNANOQ_CLK_CTRL (0x0058 << 2) > +#define CLKCTRL_ETH_CLK_CTRL (0x0059 << 2) > +#define CLKCTRL_NAND_CLK_CTRL (0x005a << 2) > +#define CLKCTRL_SD_EMMC_CLK_CTRL (0x005b << 2) > +#define CLKCTRL_BT656_CLK_CTRL (0x005c << 2) > +#define CLKCTRL_SPICC_CLK_CTRL (0x005d << 2) > +#define CLKCTRL_GEN_CLK_CTRL (0x005e << 2) > +#define CLKCTRL_SAR_CLK_CTRL0 (0x005f << 2) > +#define CLKCTRL_PWM_CLK_AB_CTRL (0x0060 << 2) > +#define CLKCTRL_PWM_CLK_CD_CTRL (0x0061 << 2) > +#define CLKCTRL_PWM_CLK_EF_CTRL (0x0062 << 2) > +#define CLKCTRL_PWM_CLK_AO_AB_CTRL (0x0068 << 2) > +#define CLKCTRL_PWM_CLK_AO_CD_CTRL (0x0069 << 2) > +#define CLKCTRL_PWM_CLK_AO_EF_CTRL (0x006a << 2) > +#define CLKCTRL_PWM_CLK_AO_GH_CTRL (0x006b << 2) > +#define CLKCTRL_SPICC_CLK_CTRL1 (0x0070 << 2) > +#define CLKCTRL_SPICC_CLK_CTRL2 (0x0071 << 2) > +#define CLKCTRL_VID_CLK1_CTRL (0x0073 << 2) > +#define CLKCTRL_VID_CLK1_CTRL2 (0x0074 << 2) > +#define CLKCTRL_VID_CLK1_DIV (0x0075 << 2) > +#define CLKCTRL_VIID_CLK1_DIV (0x0076 << 2) > +#define CLKCTRL_VIID_CLK1_CTRL (0x0077 << 2) > +#define CLKCTRL_VID_CLK2_CTRL (0x0078 << 2) > +#define CLKCTRL_VID_CLK2_CTRL2 (0x0079 << 2) > +#define CLKCTRL_VID_CLK2_DIV (0x007a << 2) > +#define CLKCTRL_VIID_CLK2_DIV (0x007b << 2) > +#define CLKCTRL_VIID_CLK2_CTRL (0x007c << 2) > +#define CLKCTRL_VID_PLL_CLK1_DIV (0x007d << 2) > +#define CLKCTRL_VID_PLL_CLK2_DIV (0x007e << 2) > +#define CLKCTRL_MIPI_DSI_MEAS_CLK_CTRL (0x0080 << 2) > +#define CLKCTRL_TIMESTAMP_CTRL (0x0100 << 2) > +#define CLKCTRL_TIMESTAMP_CTRL1 (0x0101 << 2) > +#define CLKCTRL_TIMESTAMP_CTRL2 (0x0103 << 2) > +#define CLKCTRL_TIMESTAMP_RD0 (0x0104 << 2) > +#define CLKCTRL_TIMESTAMP_RD1 (0x0105 << 2) > +#define CLKCTRL_TIMEBASE_CTRL0 (0x0106 << 2) > +#define CLKCTRL_TIMEBASE_CTRL1 (0x0107 << 2) > +#define CLKCTRL_EFUSE_CPU_CFG01 (0x0120 << 2) > +#define CLKCTRL_EFUSE_CPU_CFG2 (0x0121 << 2) > +#define CLKCTRL_EFUSE_ENCP_CFG0 (0x0122 << 2) > +#define CLKCTRL_EFUSE_MALI_CFG01 (0x0123 << 2) > +#define CLKCTRL_EFUSE_HEVCB_CFG01 (0x0124 << 2) > +#define CLKCTRL_EFUSE_HEVCB_CFG2 (0x0125 << 2) > +#define CLKCTRL_EFUSE_LOCK (0x0126 << 2) > +#define CLKCTRL_EFUSE_A73_CFG01 (0x0127 << 2) > +#define CLKCTRL_EFUSE_A73_CFG2 (0x0128 << 2) > + > +/* ANA_CTRL - Registers > + * REG_BASE: REGISTER_BASE_ADDR = 0xfe008000 > + */ > +#define ANACTRL_SYS0PLL_CTRL0 (0x0000 << 2) > +#define ANACTRL_SYS0PLL_CTRL1 (0x0001 << 2) > +#define ANACTRL_SYS0PLL_CTRL2 (0x0002 << 2) > +#define ANACTRL_SYS0PLL_CTRL3 (0x0003 << 2) > +#define ANACTRL_SYS0PLL_STS (0x0004 << 2) > +#define ANACTRL_SYS1PLL_CTRL0 (0x0008 << 2) > +#define ANACTRL_SYS1PLL_CTRL1 (0x0009 << 2) > +#define ANACTRL_SYS1PLL_CTRL2 (0x000a << 2) > +#define ANACTRL_SYS1PLL_CTRL3 (0x000b << 2) > +#define ANACTRL_SYS1PLL_STS (0x000c << 2) > +#define ANACTRL_FIXPLL_CTRL0 (0x0010 << 2) > +#define ANACTRL_FIXPLL_CTRL1 (0x0011 << 2) > +#define ANACTRL_FIXPLL_CTRL2 (0x0012 << 2) > +#define ANACTRL_FIXPLL_CTRL3 (0x0013 << 2) > +#define ANACTRL_FIXPLL_CTRL4 (0x0014 << 2) > +#define ANACTRL_FIXPLL_CTRL5 (0x0015 << 2) > +#define ANACTRL_FIXPLL_CTRL6 (0x0016 << 2) > +#define ANACTRL_FIXPLL_STS (0x0017 << 2) > +#define ANACTRL_GP0PLL_CTRL0 (0x0020 << 2) > +#define ANACTRL_GP0PLL_CTRL1 (0x0021 << 2) > +#define ANACTRL_GP0PLL_CTRL2 (0x0022 << 2) > +#define ANACTRL_GP0PLL_CTRL3 (0x0023 << 2) > +#define ANACTRL_GP0PLL_CTRL4 (0x0024 << 2) > +#define ANACTRL_GP0PLL_CTRL5 (0x0025 << 2) > +#define ANACTRL_GP0PLL_CTRL6 (0x0026 << 2) > +#define ANACTRL_GP0PLL_STS (0x0027 << 2) > +#define ANACTRL_GP1PLL_CTRL0 (0x0030 << 2) > +#define ANACTRL_GP1PLL_CTRL1 (0x0031 << 2) > +#define ANACTRL_GP1PLL_CTRL2 (0x0032 << 2) > +#define ANACTRL_GP1PLL_CTRL3 (0x0033 << 2) > +#define ANACTRL_GP1PLL_STS (0x0037 << 2) > +#define ANACTRL_HIFIPLL_CTRL0 (0x0040 << 2) > +#define ANACTRL_HIFIPLL_CTRL1 (0x0041 << 2) > +#define ANACTRL_HIFIPLL_CTRL2 (0x0042 << 2) > +#define ANACTRL_HIFIPLL_CTRL3 (0x0043 << 2) > +#define ANACTRL_HIFIPLL_CTRL4 (0x0044 << 2) > +#define ANACTRL_HIFIPLL_CTRL5 (0x0045 << 2) > +#define ANACTRL_HIFIPLL_CTRL6 (0x0046 << 2) > +#define ANACTRL_HIFIPLL_STS (0x0047 << 2) > +#define ANACTRL_PCIEPLL_CTRL0 (0x0050 << 2) > +#define ANACTRL_PCIEPLL_CTRL1 (0x0051 << 2) > +#define ANACTRL_PCIEPLL_CTRL2 (0x0052 << 2) > +#define ANACTRL_PCIEPLL_CTRL3 (0x0053 << 2) > +#define ANACTRL_PCIEPLL_CTRL4 (0x0054 << 2) > +#define ANACTRL_PCIEPLL_CTRL5 (0x0055 << 2) > +#define ANACTRL_PCIEPLL_STS (0x0056 << 2) > +#define ANACTRL_MPLL_CTRL0 (0x0060 << 2) > +#define ANACTRL_MPLL_CTRL1 (0x0061 << 2) > +#define ANACTRL_MPLL_CTRL2 (0x0062 << 2) > +#define ANACTRL_MPLL_CTRL3 (0x0063 << 2) > +#define ANACTRL_MPLL_CTRL4 (0x0064 << 2) > +#define ANACTRL_MPLL_CTRL5 (0x0065 << 2) > +#define ANACTRL_MPLL_CTRL6 (0x0066 << 2) > +#define ANACTRL_MPLL_CTRL7 (0x0067 << 2) > +#define ANACTRL_MPLL_CTRL8 (0x0068 << 2) > +#define ANACTRL_MPLL_STS (0x0069 << 2) > +#define ANACTRL_HDMIPLL_CTRL0 (0x0070 << 2) > +#define ANACTRL_HDMIPLL_CTRL1 (0x0071 << 2) > +#define ANACTRL_HDMIPLL_CTRL2 (0x0072 << 2) > +#define ANACTRL_HDMIPLL_CTRL3 (0x0073 << 2) > +#define ANACTRL_HDMIPLL_CTRL4 (0x0074 << 2) > +#define ANACTRL_HDMIPLL_CTRL5 (0x0075 << 2) > +#define ANACTRL_HDMIPLL_CTRL6 (0x0076 << 2) > +#define ANACTRL_HDMIPLL_STS (0x0077 << 2) > +#define ANACTRL_MCLK_PLL_CNTL0 (0x00c0 << 2) > +#define ANACTRL_MCLK_PLL_CNTL1 (0x00c1 << 2) > +#define ANACTRL_MCLK_PLL_CNTL2 (0x00c2 << 2) > +#define ANACTRL_MCLK_PLL_CNTL3 (0x00c3 << 2) > +#define ANACTRL_MCLK_PLL_CNTL4 (0x00c4 << 2) > +#define ANACTRL_MCLK_PLL_STS (0x00c5 << 2) > + > +/* CPU_CTRL > + * REG_BASE: REGISTER_BASE_ADDR = 0xfe00e000 > + */ > +#define CPUCTRL_SYS_A73_RESET_CNTL (0x0040 << 2) > +#define CPUCTRL_SYS_A73_CLK_CTRL0 (0x0041 << 2) > +#define CPUCTRL_SYS_A73_CLK_CTRL1 (0x0042 << 2) > +#define CPUCTRL_SYS_A73_CLK_CTRL2 (0x0043 << 2) > +#define CPUCTRL_SYS_CPU_RESET_CNTL (0x0050 << 2) > +#define CPUCTRL_SYS_CPU_CLK_CTRL0 (0x0051 << 2) > +#define CPUCTRL_SYS_CPU_CLK_CTRL1 (0x0052 << 2) > + > +#define SECURE_PLL_CLK 0x82000098 > +#define SECURE_CPU_CLK 0x82000099 > + > +/* PLL secure clock index */ > +enum sec_pll { > + SECID_SYS0_DCO_PLL = 0, > + SECID_SYS0_DCO_PLL_DIS, > + SECID_SYS0_PLL_OD, > + SECID_SYS1_DCO_PLL, > + SECID_SYS1_DCO_PLL_DIS, > + SECID_SYS1_PLL_OD, > + SECID_CPU_CLK_SEL, > + SECID_CPU_CLK_RD, > + SECID_CPU_CLK_DYN, > + SECID_A73_CLK_SEL, > + SECID_A73_CLK_RD, > + SECID_A73_CLK_DYN, > +}; > + > +#endif /* __T7_H */ ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 3/6] clk: meson: t7: add peripheral clock controller 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure 2023-06-16 7:21 ` Jerome Brunet @ 2023-06-16 11:23 ` kernel test robot 2023-06-18 17:42 ` Lucas Tanure 2023-06-21 4:41 ` kernel test robot 2 siblings, 1 reply; 25+ messages in thread From: kernel test robot @ 2023-06-16 11:23 UTC (permalink / raw) To: Lucas Tanure, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: oe-kbuild-all, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Hi Lucas, kernel test robot noticed the following build warnings: [auto build test WARNING on robh/for-next] [also build test WARNING on clk/clk-next tty/tty-testing tty/tty-next tty/tty-linus krzk/for-next krzk-dt/for-next krzk-mem-ctrl/for-next linus/master v6.4-rc6 next-20230616] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Lucas-Tanure/dt-bindings-arm-amlogic-add-Amlogic-T7-based-Khadas-VIM4-bindings/20230616-023038 base: https://git.kernel.org/pub/scm/linux/kernel/git/robh/linux.git for-next patch link: https://lore.kernel.org/r/20230615182938.18487-4-tanure%40linux.com patch subject: [PATCH 3/6] clk: meson: t7: add peripheral clock controller config: arm64-buildonly-randconfig-r004-20230615 (https://download.01.org/0day-ci/archive/20230616/202306161946.Kk7xeos8-lkp@intel.com/config) compiler: aarch64-linux-gcc (GCC) 12.3.0 reproduce: (https://download.01.org/0day-ci/archive/20230616/202306161946.Kk7xeos8-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202306161946.Kk7xeos8-lkp@intel.com/ All warnings (new ones prefixed by >>): drivers/clk/meson/t7.c:7084:51: warning: initialized field overwritten [-Woverride-init] 7084 | [CLKID_VID_PLL] = &t7_vid_pll.hw, | ^ drivers/clk/meson/t7.c:7084:51: note: (near initialization for 't7_hw_onecell_data.hws[93]') drivers/clk/meson/t7.c: In function 'meson_t7_probe': >> drivers/clk/meson/t7.c:7946:36: warning: variable 'mclk_data' set but not used [-Wunused-but-set-variable] 7946 | struct meson_clk_pll_data *mclk_data; | ^~~~~~~~~ drivers/clk/meson/t7.c: At top level: drivers/clk/meson/t7.c:689:37: warning: 't7_a73_dyn_clk_sel' defined but not used [-Wunused-const-variable=] 689 | static const struct clk_parent_data t7_a73_dyn_clk_sel[] = { | ^~~~~~~~~~~~~~~~~~ drivers/clk/meson/t7.c:93:29: warning: 'meson_pll_clk_no_ops' defined but not used [-Wunused-const-variable=] 93 | static const struct clk_ops meson_pll_clk_no_ops = {}; | ^~~~~~~~~~~~~~~~~~~~ vim +/mclk_data +7946 drivers/clk/meson/t7.c 7939 7940 static int __ref meson_t7_probe(struct platform_device *pdev) 7941 { 7942 struct device *dev = &pdev->dev; 7943 struct regmap *basic_map; 7944 struct regmap *pll_map; 7945 struct regmap *cpu_clk_map; > 7946 struct meson_clk_pll_data *mclk_data; 7947 int ret, i; 7948 7949 /* Get regmap for different clock area */ 7950 basic_map = t7_regmap_resource(dev, "basic"); 7951 if (IS_ERR(basic_map)) { 7952 dev_err(dev, "basic clk registers not found\n"); 7953 return PTR_ERR(basic_map); 7954 } 7955 7956 pll_map = t7_regmap_resource(dev, "pll"); 7957 if (IS_ERR(pll_map)) { 7958 dev_err(dev, "pll clk registers not found\n"); 7959 return PTR_ERR(pll_map); 7960 } 7961 7962 cpu_clk_map = t7_regmap_resource(dev, "cpu_clk"); 7963 if (IS_ERR(cpu_clk_map)) { 7964 dev_err(dev, "cpu clk registers not found\n"); 7965 return PTR_ERR(cpu_clk_map); 7966 } 7967 7968 /* Populate regmap for the regmap backed clocks */ 7969 for (i = 0; i < ARRAY_SIZE(t7_clk_regmaps); i++) 7970 t7_clk_regmaps[i]->map = basic_map; 7971 7972 for (i = 0; i < ARRAY_SIZE(t7_cpu_clk_regmaps); i++) 7973 t7_cpu_clk_regmaps[i]->map = cpu_clk_map; 7974 7975 for (i = 0; i < ARRAY_SIZE(t7_pll_clk_regmaps); i++) 7976 t7_pll_clk_regmaps[i]->map = pll_map; 7977 regmap_write(pll_map, ANACTRL_MPLL_CTRL0, 0x00000543); 7978 7979 mclk_data = t7_mclk_pll_dco.data; 7980 7981 for (i = 0; i < t7_hw_onecell_data.num; i++) { 7982 /* array might be sparse */ 7983 if (!t7_hw_onecell_data.hws[i]) 7984 continue; 7985 7986 ret = devm_clk_hw_register(dev, t7_hw_onecell_data.hws[i]); 7987 if (ret) { 7988 dev_err(dev, "Clock registration failed\n"); 7989 return ret; 7990 } 7991 } 7992 meson_t7_dvfs_setup(pdev); 7993 7994 7995 return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, &t7_hw_onecell_data); 7996 } 7997 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 3/6] clk: meson: t7: add peripheral clock controller 2023-06-16 11:23 ` kernel test robot @ 2023-06-18 17:42 ` Lucas Tanure 0 siblings, 0 replies; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:42 UTC (permalink / raw) To: kernel test robot Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, oe-kbuild-all, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Fri, Jun 16, 2023 at 12:23 PM kernel test robot <lkp@intel.com> wrote: > > Hi Lucas, > > kernel test robot noticed the following build warnings: > > [auto build test WARNING on robh/for-next] > [also build test WARNING on clk/clk-next tty/tty-testing tty/tty-next tty/tty-linus krzk/for-next krzk-dt/for-next krzk-mem-ctrl/for-next linus/master v6.4-rc6 next-20230616] > [If your patch is applied to the wrong git tree, kindly drop us a note. > And when submitting patch, we suggest to use '--base' as documented in > https://git-scm.com/docs/git-format-patch#_base_tree_information] > > url: https://github.com/intel-lab-lkp/linux/commits/Lucas-Tanure/dt-bindings-arm-amlogic-add-Amlogic-T7-based-Khadas-VIM4-bindings/20230616-023038 > base: https://git.kernel.org/pub/scm/linux/kernel/git/robh/linux.git for-next > patch link: https://lore.kernel.org/r/20230615182938.18487-4-tanure%40linux.com > patch subject: [PATCH 3/6] clk: meson: t7: add peripheral clock controller > config: arm64-buildonly-randconfig-r004-20230615 (https://download.01.org/0day-ci/archive/20230616/202306161946.Kk7xeos8-lkp@intel.com/config) > compiler: aarch64-linux-gcc (GCC) 12.3.0 > reproduce: (https://download.01.org/0day-ci/archive/20230616/202306161946.Kk7xeos8-lkp@intel.com/reproduce) > > If you fix the issue in a separate patch/commit (i.e. not just a new version of > the same patch/commit), kindly add following tags > | Reported-by: kernel test robot <lkp@intel.com> > | Closes: https://lore.kernel.org/oe-kbuild-all/202306161946.Kk7xeos8-lkp@intel.com/ > > All warnings (new ones prefixed by >>): > > drivers/clk/meson/t7.c:7084:51: warning: initialized field overwritten [-Woverride-init] > 7084 | [CLKID_VID_PLL] = &t7_vid_pll.hw, > | ^ > drivers/clk/meson/t7.c:7084:51: note: (near initialization for 't7_hw_onecell_data.hws[93]') > drivers/clk/meson/t7.c: In function 'meson_t7_probe': > >> drivers/clk/meson/t7.c:7946:36: warning: variable 'mclk_data' set but not used [-Wunused-but-set-variable] > 7946 | struct meson_clk_pll_data *mclk_data; > | ^~~~~~~~~ > drivers/clk/meson/t7.c: At top level: > drivers/clk/meson/t7.c:689:37: warning: 't7_a73_dyn_clk_sel' defined but not used [-Wunused-const-variable=] > 689 | static const struct clk_parent_data t7_a73_dyn_clk_sel[] = { > | ^~~~~~~~~~~~~~~~~~ > drivers/clk/meson/t7.c:93:29: warning: 'meson_pll_clk_no_ops' defined but not used [-Wunused-const-variable=] > 93 | static const struct clk_ops meson_pll_clk_no_ops = {}; > | ^~~~~~~~~~~~~~~~~~~~ > > > vim +/mclk_data +7946 drivers/clk/meson/t7.c > > 7939 > 7940 static int __ref meson_t7_probe(struct platform_device *pdev) > 7941 { > 7942 struct device *dev = &pdev->dev; > 7943 struct regmap *basic_map; > 7944 struct regmap *pll_map; > 7945 struct regmap *cpu_clk_map; > > 7946 struct meson_clk_pll_data *mclk_data; > 7947 int ret, i; > 7948 > 7949 /* Get regmap for different clock area */ > 7950 basic_map = t7_regmap_resource(dev, "basic"); > 7951 if (IS_ERR(basic_map)) { > 7952 dev_err(dev, "basic clk registers not found\n"); > 7953 return PTR_ERR(basic_map); > 7954 } > 7955 > 7956 pll_map = t7_regmap_resource(dev, "pll"); > 7957 if (IS_ERR(pll_map)) { > 7958 dev_err(dev, "pll clk registers not found\n"); > 7959 return PTR_ERR(pll_map); > 7960 } > 7961 > 7962 cpu_clk_map = t7_regmap_resource(dev, "cpu_clk"); > 7963 if (IS_ERR(cpu_clk_map)) { > 7964 dev_err(dev, "cpu clk registers not found\n"); > 7965 return PTR_ERR(cpu_clk_map); > 7966 } > 7967 > 7968 /* Populate regmap for the regmap backed clocks */ > 7969 for (i = 0; i < ARRAY_SIZE(t7_clk_regmaps); i++) > 7970 t7_clk_regmaps[i]->map = basic_map; > 7971 > 7972 for (i = 0; i < ARRAY_SIZE(t7_cpu_clk_regmaps); i++) > 7973 t7_cpu_clk_regmaps[i]->map = cpu_clk_map; > 7974 > 7975 for (i = 0; i < ARRAY_SIZE(t7_pll_clk_regmaps); i++) > 7976 t7_pll_clk_regmaps[i]->map = pll_map; > 7977 regmap_write(pll_map, ANACTRL_MPLL_CTRL0, 0x00000543); > 7978 > 7979 mclk_data = t7_mclk_pll_dco.data; > 7980 > 7981 for (i = 0; i < t7_hw_onecell_data.num; i++) { > 7982 /* array might be sparse */ > 7983 if (!t7_hw_onecell_data.hws[i]) > 7984 continue; > 7985 > 7986 ret = devm_clk_hw_register(dev, t7_hw_onecell_data.hws[i]); > 7987 if (ret) { > 7988 dev_err(dev, "Clock registration failed\n"); > 7989 return ret; > 7990 } > 7991 } > 7992 meson_t7_dvfs_setup(pdev); > 7993 > 7994 > 7995 return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, &t7_hw_onecell_data); > 7996 } > 7997 > > -- > 0-DAY CI Kernel Test Service > https://github.com/intel/lkp-tests/wiki I will drop this patch and use the S4 clock driver after it lands. Thanks ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 3/6] clk: meson: t7: add peripheral clock controller 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure 2023-06-16 7:21 ` Jerome Brunet 2023-06-16 11:23 ` kernel test robot @ 2023-06-21 4:41 ` kernel test robot 2 siblings, 0 replies; 25+ messages in thread From: kernel test robot @ 2023-06-21 4:41 UTC (permalink / raw) To: Lucas Tanure, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: llvm, oe-kbuild-all, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Hi Lucas, kernel test robot noticed the following build warnings: [auto build test WARNING on robh/for-next] [also build test WARNING on clk/clk-next tty/tty-testing tty/tty-next tty/tty-linus krzk/for-next krzk-dt/for-next krzk-mem-ctrl/for-next linus/master v6.4-rc7 next-20230620] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Lucas-Tanure/dt-bindings-arm-amlogic-add-Amlogic-T7-based-Khadas-VIM4-bindings/20230616-023038 base: https://git.kernel.org/pub/scm/linux/kernel/git/robh/linux.git for-next patch link: https://lore.kernel.org/r/20230615182938.18487-4-tanure%40linux.com patch subject: [PATCH 3/6] clk: meson: t7: add peripheral clock controller config: arm64-randconfig-r001-20230620 (https://download.01.org/0day-ci/archive/20230621/202306211239.HA6GmDhb-lkp@intel.com/config) compiler: clang version 14.0.6 (https://github.com/llvm/llvm-project.git f28c006a5895fc0e329fe15fead81e37457cb1d1) reproduce: (https://download.01.org/0day-ci/archive/20230621/202306211239.HA6GmDhb-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202306211239.HA6GmDhb-lkp@intel.com/ All warnings (new ones prefixed by >>): drivers/clk/meson/t7.c:7084:23: warning: initializer overrides prior initialization of this subobject [-Winitializer-overrides] [CLKID_VID_PLL] = &t7_vid_pll.hw, ^~~~~~~~~~~~~~ drivers/clk/meson/t7.c:7082:23: note: previous initialization is here [CLKID_VID_PLL] = &t7_vid_pll_div.hw, ^~~~~~~~~~~~~~~~~~ drivers/clk/meson/t7.c:7946:29: warning: variable 'mclk_data' set but not used [-Wunused-but-set-variable] struct meson_clk_pll_data *mclk_data; ^ >> drivers/clk/meson/t7.c:93:29: warning: unused variable 'meson_pll_clk_no_ops' [-Wunused-const-variable] static const struct clk_ops meson_pll_clk_no_ops = {}; ^ >> drivers/clk/meson/t7.c:689:37: warning: unused variable 't7_a73_dyn_clk_sel' [-Wunused-const-variable] static const struct clk_parent_data t7_a73_dyn_clk_sel[] = { ^ 4 warnings generated. vim +/meson_pll_clk_no_ops +93 drivers/clk/meson/t7.c 92 > 93 static const struct clk_ops meson_pll_clk_no_ops = {}; 94 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure ` (2 preceding siblings ...) 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-15 21:25 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility Lucas Tanure 2023-06-15 18:29 ` [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree Lucas Tanure 5 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Add serial bindings support menson T7 SoC family. Signed-off-by: Lucas Tanure <tanure@linux.com> --- Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml index 01ec45b3b406..01b01f8840ea 100644 --- a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml +++ b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml @@ -46,6 +46,7 @@ properties: - amlogic,meson8b-uart - amlogic,meson-gx-uart - amlogic,meson-s4-uart + - amlogic,meson-t7-uart - description: Everything-Else power domain UART controller on G12A SoCs items: - const: amlogic,meson-g12a-uart -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 2023-06-15 18:29 ` [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 Lucas Tanure @ 2023-06-15 21:25 ` Conor Dooley 2023-06-18 17:37 ` Lucas Tanure 0 siblings, 1 reply; 25+ messages in thread From: Conor Dooley @ 2023-06-15 21:25 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 1822 bytes --] On Thu, Jun 15, 2023 at 07:29:36PM +0100, Lucas Tanure wrote: > Add serial bindings support menson T7 SoC family. > > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > index 01ec45b3b406..01b01f8840ea 100644 > --- a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > +++ b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > @@ -46,6 +46,7 @@ properties: > - amlogic,meson8b-uart > - amlogic,meson-gx-uart > - amlogic,meson-s4-uart > + - amlogic,meson-t7-uart | diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c | index 2501db5a7aaf..0208f9a6ba7e 100644 | --- a/drivers/tty/serial/meson_uart.c | +++ b/drivers/tty/serial/meson_uart.c | @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { | .compatible = "amlogic,meson-s4-uart", | .data = (void *)&meson_g12a_uart_data, | }, | + { | + .compatible = "amlogic,meson-t7-uart", | + .data = (void *)&meson_g12a_uart_data, | + }, | { /* sentinel */ }, | }; | MODULE_DEVICE_TABLE(of, meson_uart_dt_match); You're adding another element to this enum, but the driver change implies compatibility with the s4 uart. Should you not set this up with fallback compatibles? Cheers, Conor. > - description: Everything-Else power domain UART controller on G12A SoCs > items: > - const: amlogic,meson-g12a-uart > -- > 2.41.0 > [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 2023-06-15 21:25 ` Conor Dooley @ 2023-06-18 17:37 ` Lucas Tanure 2023-06-18 19:18 ` Conor Dooley 0 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:37 UTC (permalink / raw) To: Conor Dooley Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Thu, Jun 15, 2023 at 10:25 PM Conor Dooley <conor@kernel.org> wrote: > > On Thu, Jun 15, 2023 at 07:29:36PM +0100, Lucas Tanure wrote: > > Add serial bindings support menson T7 SoC family. > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > --- > > Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml | 1 + > > 1 file changed, 1 insertion(+) > > > > diff --git a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > index 01ec45b3b406..01b01f8840ea 100644 > > --- a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > +++ b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > @@ -46,6 +46,7 @@ properties: > > - amlogic,meson8b-uart > > - amlogic,meson-gx-uart > > - amlogic,meson-s4-uart > > + - amlogic,meson-t7-uart > > | diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c > | index 2501db5a7aaf..0208f9a6ba7e 100644 > | --- a/drivers/tty/serial/meson_uart.c > | +++ b/drivers/tty/serial/meson_uart.c > | @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { > | .compatible = "amlogic,meson-s4-uart", > | .data = (void *)&meson_g12a_uart_data, > | }, > | + { > | + .compatible = "amlogic,meson-t7-uart", > | + .data = (void *)&meson_g12a_uart_data, > | + }, > | { /* sentinel */ }, > | }; > | MODULE_DEVICE_TABLE(of, meson_uart_dt_match); > > You're adding another element to this enum, but the driver change > implies compatibility with the s4 uart. Should you not set this up with > fallback compatibles? I will drop this patch and use the s4 and g12a compatible strings. > > Cheers, > Conor. > > > - description: Everything-Else power domain UART controller on G12A SoCs > > items: > > - const: amlogic,meson-g12a-uart > > -- > > 2.41.0 > > ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 2023-06-18 17:37 ` Lucas Tanure @ 2023-06-18 19:18 ` Conor Dooley 0 siblings, 0 replies; 25+ messages in thread From: Conor Dooley @ 2023-06-18 19:18 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 2177 bytes --] On Sun, Jun 18, 2023 at 06:37:40PM +0100, Lucas Tanure wrote: > On Thu, Jun 15, 2023 at 10:25 PM Conor Dooley <conor@kernel.org> wrote: > > > > On Thu, Jun 15, 2023 at 07:29:36PM +0100, Lucas Tanure wrote: > > > Add serial bindings support menson T7 SoC family. > > > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > > --- > > > Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml | 1 + > > > 1 file changed, 1 insertion(+) > > > > > > diff --git a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > > index 01ec45b3b406..01b01f8840ea 100644 > > > --- a/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > > +++ b/Documentation/devicetree/bindings/serial/amlogic,meson-uart.yaml > > > @@ -46,6 +46,7 @@ properties: > > > - amlogic,meson8b-uart > > > - amlogic,meson-gx-uart > > > - amlogic,meson-s4-uart > > > + - amlogic,meson-t7-uart > > > > | diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c > > | index 2501db5a7aaf..0208f9a6ba7e 100644 > > | --- a/drivers/tty/serial/meson_uart.c > > | +++ b/drivers/tty/serial/meson_uart.c > > | @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { > > | .compatible = "amlogic,meson-s4-uart", > > | .data = (void *)&meson_g12a_uart_data, > > | }, > > | + { > > | + .compatible = "amlogic,meson-t7-uart", > > | + .data = (void *)&meson_g12a_uart_data, > > | + }, > > | { /* sentinel */ }, > > | }; > > | MODULE_DEVICE_TABLE(of, meson_uart_dt_match); > > > > You're adding another element to this enum, but the driver change > > implies compatibility with the s4 uart. Should you not set this up with > > fallback compatibles? > > I will drop this patch and use the s4 and g12a compatible strings. You still need to add a compatible for the t7, just let it fall back to one of the others. Eg: compatible = "amlogic,meson-t7-uart", "amlogic,meson-s4-uart"; Cheers, Conor. [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure ` (3 preceding siblings ...) 2023-06-15 18:29 ` [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-15 23:30 ` Yixun Lan 2023-06-15 18:29 ` [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree Lucas Tanure 5 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure Make UART driver compatible with T7 SOC UART. Signed-off-by: Lucas Tanure <tanure@linux.com> --- drivers/tty/serial/meson_uart.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c index 2501db5a7aaf..0208f9a6ba7e 100644 --- a/drivers/tty/serial/meson_uart.c +++ b/drivers/tty/serial/meson_uart.c @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { .compatible = "amlogic,meson-s4-uart", .data = (void *)&meson_g12a_uart_data, }, + { + .compatible = "amlogic,meson-t7-uart", + .data = (void *)&meson_g12a_uart_data, + }, { /* sentinel */ }, }; MODULE_DEVICE_TABLE(of, meson_uart_dt_match); -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility 2023-06-15 18:29 ` [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility Lucas Tanure @ 2023-06-15 23:30 ` Yixun Lan 2023-06-18 17:40 ` Lucas Tanure 0 siblings, 1 reply; 25+ messages in thread From: Yixun Lan @ 2023-06-15 23:30 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial Hi Lucas: On 19:29 Thu 15 Jun , Lucas Tanure wrote: > Make UART driver compatible with T7 SOC UART. > > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > drivers/tty/serial/meson_uart.c | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c > index 2501db5a7aaf..0208f9a6ba7e 100644 > --- a/drivers/tty/serial/meson_uart.c > +++ b/drivers/tty/serial/meson_uart.c > @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { > .compatible = "amlogic,meson-s4-uart", > .data = (void *)&meson_g12a_uart_data, > }, > + { > + .compatible = "amlogic,meson-t7-uart", > + .data = (void *)&meson_g12a_uart_data, I think you are trying to follow previous s4 scheme - to introduce a new compatible string, while I think it's not necessary or even wrong, this will just make the dt_match_list longer but without obvious benefits.. as Conor already raised this question in previous dt-binding patch[4/6], how about just using 'amlogic,meson-g12a-uart' which is the first compatible introduced. if people agree, we could also drop 'amlogic,meson-s4-uart' since it use same compatible data as gl12a, anyway it should be separated into another patch.. > + }, > { /* sentinel */ }, > }; > MODULE_DEVICE_TABLE(of, meson_uart_dt_match); > -- > 2.41.0 > > > _______________________________________________ > linux-amlogic mailing list > linux-amlogic@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-amlogic -- Yixun Lan (dlan) Gentoo Linux Developer GPG Key ID AABEFD55 ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility 2023-06-15 23:30 ` Yixun Lan @ 2023-06-18 17:40 ` Lucas Tanure 2023-06-18 19:15 ` Conor Dooley 0 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:40 UTC (permalink / raw) To: Yixun Lan Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Fri, Jun 16, 2023 at 12:31 AM Yixun Lan <dlan@gentoo.org> wrote: > > Hi Lucas: > > On 19:29 Thu 15 Jun , Lucas Tanure wrote: > > Make UART driver compatible with T7 SOC UART. > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > --- > > drivers/tty/serial/meson_uart.c | 4 ++++ > > 1 file changed, 4 insertions(+) > > > > diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c > > index 2501db5a7aaf..0208f9a6ba7e 100644 > > --- a/drivers/tty/serial/meson_uart.c > > +++ b/drivers/tty/serial/meson_uart.c > > @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { > > .compatible = "amlogic,meson-s4-uart", > > .data = (void *)&meson_g12a_uart_data, > > }, > > + { > > + .compatible = "amlogic,meson-t7-uart", > > + .data = (void *)&meson_g12a_uart_data, > I think you are trying to follow previous s4 scheme - to introduce a new > compatible string, while I think it's not necessary or even wrong, this will just > make the dt_match_list longer but without obvious benefits.. > > as Conor already raised this question in previous dt-binding patch[4/6], > how about just using 'amlogic,meson-g12a-uart' which is the first compatible > introduced. > > if people agree, we could also drop 'amlogic,meson-s4-uart' since it use same > compatible data as gl12a, anyway it should be separated into another patch.. > > > + }, > > { /* sentinel */ }, > > > > }; > > MODULE_DEVICE_TABLE(of, meson_uart_dt_match); > > -- > > 2.41.0 > > > > > > _______________________________________________ > > linux-amlogic mailing list > > linux-amlogic@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-amlogic > > -- > Yixun Lan (dlan) > Gentoo Linux Developer > GPG Key ID AABEFD55 Yes, I am dropping this patch and using s4 and g12a compatible lines. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility 2023-06-18 17:40 ` Lucas Tanure @ 2023-06-18 19:15 ` Conor Dooley 0 siblings, 0 replies; 25+ messages in thread From: Conor Dooley @ 2023-06-18 19:15 UTC (permalink / raw) To: Lucas Tanure Cc: Yixun Lan, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial [-- Attachment #1: Type: text/plain, Size: 2054 bytes --] On Sun, Jun 18, 2023 at 06:40:12PM +0100, Lucas Tanure wrote: > On Fri, Jun 16, 2023 at 12:31 AM Yixun Lan <dlan@gentoo.org> wrote: > > > > Hi Lucas: > > > > On 19:29 Thu 15 Jun , Lucas Tanure wrote: > > > Make UART driver compatible with T7 SOC UART. > > > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > > --- > > > drivers/tty/serial/meson_uart.c | 4 ++++ > > > 1 file changed, 4 insertions(+) > > > > > > diff --git a/drivers/tty/serial/meson_uart.c b/drivers/tty/serial/meson_uart.c > > > index 2501db5a7aaf..0208f9a6ba7e 100644 > > > --- a/drivers/tty/serial/meson_uart.c > > > +++ b/drivers/tty/serial/meson_uart.c > > > @@ -796,6 +796,10 @@ static const struct of_device_id meson_uart_dt_match[] = { > > > .compatible = "amlogic,meson-s4-uart", > > > .data = (void *)&meson_g12a_uart_data, > > > }, > > > + { > > > + .compatible = "amlogic,meson-t7-uart", > > > + .data = (void *)&meson_g12a_uart_data, > > I think you are trying to follow previous s4 scheme - to introduce a new > > compatible string, while I think it's not necessary or even wrong, this will just > > make the dt_match_list longer but without obvious benefits.. > > > > as Conor already raised this question in previous dt-binding patch[4/6], > > how about just using 'amlogic,meson-g12a-uart' which is the first compatible > > introduced. > > > > if people agree, we could also drop 'amlogic,meson-s4-uart' since it use same > > compatible data as gl12a, anyway it should be separated into another patch.. > Yes, I am dropping this patch and using s4 and g12a compatible lines. If you drop the "amlogic,meson-s4-uart" from here it will break backwards compatibility, because the binding permits "amlogic,meson-s4-uart" in isolation. Please do not make that change. When you introduce the new compatible for the t7, it can fall back to the s4 (or g12a), doesn't really matter, but the existing one for the s4 should not be touched. Cheers, Conor. [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 228 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure ` (4 preceding siblings ...) 2023-06-15 18:29 ` [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility Lucas Tanure @ 2023-06-15 18:29 ` Lucas Tanure 2023-06-16 0:01 ` Yixun Lan 5 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-15 18:29 UTC (permalink / raw) To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman Cc: Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial, Lucas Tanure The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic T7 SoC family, on a board with the same form factor as the VIM3 models. - 8GB LPDDR4X 2016MHz - 32GB eMMC 5.1 storage - 32MB SPI flash - 10/100/1000 Base-T Ethernet - AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1) - HDMI 2.1 video - HDMI Input - 1x USB 2.0 + 1x USB 3.0 ports - 1x USB-C (power) with USB 2.0 OTG - 3x LED's (1x red, 1x blue, 1x white) - 3x buttons (power, function, reset) - M2 socket with PCIe, USB, ADC & I2C - 40pin GPIO Header - 1x micro SD card slot Signed-off-by: Lucas Tanure <tanure@linux.com> --- arch/arm64/boot/dts/amlogic/Makefile | 1 + .../amlogic/meson-t7-a311d2-khadas-vim4.dts | 112 ++++++++++ arch/arm64/boot/dts/amlogic/meson-t7.dtsi | 202 ++++++++++++++++++ 3 files changed, 315 insertions(+) create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7.dtsi diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile index cd1c5b04890a..1c5846bd1ca0 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -74,3 +74,4 @@ dtb-$(CONFIG_ARCH_MESON) += meson-sm1-odroid-hc4.dtb dtb-$(CONFIG_ARCH_MESON) += meson-sm1-sei610.dtb dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air-gbit.dtb dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air.dtb +dtb-$(CONFIG_ARCH_MESON) += meson-t7-a311d2-khadas-vim4.dtb diff --git a/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts new file mode 100644 index 000000000000..46e175536edf --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts @@ -0,0 +1,112 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2022 Wesion, Inc. All rights reserved. + */ + +/dts-v1/; + +#include "meson-t7.dtsi" + +/ { + model = "Khadas VIM4"; + + aliases { + serial0 = &uart_A; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + /* 3 MiB reserved for ARM Trusted Firmware (BL31) */ + secmon_reserved: secmon@5000000 { + reg = <0x0 0x05000000 0x0 0x300000>; + no-map; + }; + + /* 32 MiB reserved for ARM Trusted Firmware (BL32) */ + secmon_reserved_bl32: secmon@5300000 { + reg = <0x0 0x05300000 0x0 0x2000000>; + no-map; + }; + }; + + xtal: xtal-clk { + compatible = "fixed-clock"; + clock-frequency = <24000000>; + clock-output-names = "xtal"; + #clock-cells = <0>; + }; + + vddcpu_a: regulator-vddcpu-a { + /* + * MP8756GD Regulator. + */ + compatible = "pwm-regulator"; + + regulator-name = "VDDCPU_A"; + regulator-min-microvolt = <689000>; + regulator-max-microvolt = <1049000>; + + regulator-boot-on; + regulator-always-on; + }; + + vddcpu_b: regulator-vddcpu-a { + /* + * MP8756GD Regulator. + */ + compatible = "pwm-regulator"; + + regulator-name = "VDDCPU_B"; + regulator-min-microvolt = <689000>; + regulator-max-microvolt = <1049000>; + + regulator-boot-on; + regulator-always-on; + }; +}; + +&clkc{ + clocks = <&xtal>; + clock-names = "xtal"; + status = "okay"; +}; + +&uart_A { + status = "okay"; +}; + +&cpu0 { + cpu-supply = <&vddcpu_a>; +}; + +&cpu1 { + cpu-supply = <&vddcpu_a>; +}; + +&cpu2 { + cpu-supply = <&vddcpu_a>; +}; + +&cpu3 { + cpu-supply = <&vddcpu_a>; +}; + +&cpu100 { + cpu-supply = <&vddcpu_b>; +}; + +&cpu101 { + cpu-supply = <&vddcpu_b>; +}; + +&cpu102 { + cpu-supply = <&vddcpu_b>; +}; + +&cpu103 { + cpu-supply = <&vddcpu_b>; +}; + diff --git a/arch/arm64/boot/dts/amlogic/meson-t7.dtsi b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi new file mode 100644 index 000000000000..453b3d9cb9d8 --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi @@ -0,0 +1,202 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. + */ + +#include <dt-bindings/clock/mesont7-clkc.h> +#include <dt-bindings/interrupt-controller/arm-gic.h> + +/ { + compatible = "amlogic,t7"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + cpus { + #address-cells = <0x2>; + #size-cells = <0x0>; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu100>; + }; + core1 { + cpu = <&cpu101>; + }; + core2 { + cpu = <&cpu102>; + }; + core3 { + cpu = <&cpu103>; + }; + }; + + cluster1 { + core0 { + cpu = <&cpu0>; + }; + core1 { + cpu = <&cpu1>; + }; + core2 { + cpu = <&cpu2>; + }; + core3 { + cpu = <&cpu3>; + }; + }; + }; + + cpu100: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x0 0x100>; + enable-method = "psci"; + capacity-dmips-mhz = <632>; + dynamic-power-coefficient = <110>; + #cooling-cells = <2>; + }; + + cpu101: cpu@101{ + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x0 0x101>; + enable-method = "psci"; + capacity-dmips-mhz = <632>; + dynamic-power-coefficient = <110>; + #cooling-cells = <2>; + }; + + cpu102: cpu@102 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x0 0x102>; + enable-method = "psci"; + capacity-dmips-mhz = <632>; + dynamic-power-coefficient = <110>; + #cooling-cells = <2>; + }; + + cpu103: cpu@103 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x0 0x103>; + enable-method = "psci"; + capacity-dmips-mhz = <632>; + dynamic-power-coefficient = <110>; + #cooling-cells = <2>; + }; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a73"; + reg = <0x0 0x0>; + enable-method = "psci"; + capacity-dmips-mhz = <1024>; + dynamic-power-coefficient = <550>; + #cooling-cells = <2>; + }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a73"; + reg = <0x0 0x1>; + enable-method = "psci"; + capacity-dmips-mhz = <1024>; + dynamic-power-coefficient = <550>; + #cooling-cells = <2>; + }; + + cpu2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a73"; + reg = <0x0 0x2>; + enable-method = "psci"; + capacity-dmips-mhz = <1024>; + dynamic-power-coefficient = <550>; + #cooling-cells = <2>; + }; + + cpu3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a73"; + reg = <0x0 0x3>; + enable-method = "psci"; + capacity-dmips-mhz = <1024>; + dynamic-power-coefficient = <550>; + #cooling-cells = <2>; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = <GIC_PPI 13 0xff08>, + <GIC_PPI 14 0xff08>, + <GIC_PPI 11 0xff08>, + <GIC_PPI 10 0xff08>; + }; + + gic: interrupt-controller@fff01000 { + compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; + #interrupt-cells = <3>; + #address-cells = <0>; + interrupt-controller; + reg = <0x0 0xfff01000 0 0x1000>, + <0x0 0xfff02000 0 0x0100>; + interrupts = <GIC_PPI 9 0xf04>; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + + sm: secure-monitor { + compatible = "amlogic,meson-gxbb-sm"; + }; + + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + apb4: apb4@fe000000 { + compatible = "simple-bus"; + reg = <0x0 0xfe000000 0x0 0x480000>; + #address-cells = <2>; + #size-cells = <2>; + ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>; + + clkc: clock-controller { + compatible = "amlogic,t7-clkc"; + #clock-cells = <1>; + reg = <0x0 0x0 0x0 0x49c>, + <0x0 0x8000 0x0 0x320>, + <0x0 0xe040 0x0 0xbc>; + reg-names = "basic", + "pll", + "cpu_clk"; + }; + + ao-secure@140 { + compatible = "amlogic,meson-gx-ao-secure", "syscon"; + reg=<0x0 0x10220 0x0 0x140>; + amlogic,has-chip-id; + }; + }; + + uart_A: serial@fe078000 { + compatible = "amlogic,meson-t7-uart"; + reg = <0x0 0xfe078000 0x0 0x18>; + interrupts = <0 168 1>; + status = "disabled"; + clocks = <&xtal>, <&clkc CLKID_UART_A>, <&xtal>; + clock-names = "xtal", "pclk", "baud"; + fifo-size = < 64 >; + pinctrl-names = "default"; + }; + }; +}; + -- 2.41.0 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree 2023-06-15 18:29 ` [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree Lucas Tanure @ 2023-06-16 0:01 ` Yixun Lan 2023-06-18 17:41 ` Lucas Tanure 0 siblings, 1 reply; 25+ messages in thread From: Yixun Lan @ 2023-06-16 0:01 UTC (permalink / raw) To: Lucas Tanure Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial Hi Lucas: On 19:29 Thu 15 Jun , Lucas Tanure wrote: > The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic T7 SoC > family, on a board with the same form factor as the VIM3 models. I'd like to see little bit more verbose messages here, like which functionality/driver added here - cpu, gic, timer, uart? so, it's capable of booting into a serial console? > > - 8GB LPDDR4X 2016MHz > - 32GB eMMC 5.1 storage > - 32MB SPI flash > - 10/100/1000 Base-T Ethernet > - AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1) > - HDMI 2.1 video > - HDMI Input > - 1x USB 2.0 + 1x USB 3.0 ports > - 1x USB-C (power) with USB 2.0 OTG > - 3x LED's (1x red, 1x blue, 1x white) > - 3x buttons (power, function, reset) > - M2 socket with PCIe, USB, ADC & I2C > - 40pin GPIO Header > - 1x micro SD card slot > > Signed-off-by: Lucas Tanure <tanure@linux.com> > --- > arch/arm64/boot/dts/amlogic/Makefile | 1 + > .../amlogic/meson-t7-a311d2-khadas-vim4.dts | 112 ++++++++++ > arch/arm64/boot/dts/amlogic/meson-t7.dtsi | 202 ++++++++++++++++++ > 3 files changed, 315 insertions(+) > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile > index cd1c5b04890a..1c5846bd1ca0 100644 > --- a/arch/arm64/boot/dts/amlogic/Makefile > +++ b/arch/arm64/boot/dts/amlogic/Makefile > @@ -74,3 +74,4 @@ dtb-$(CONFIG_ARCH_MESON) += meson-sm1-odroid-hc4.dtb > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-sei610.dtb > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air-gbit.dtb > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air.dtb > +dtb-$(CONFIG_ARCH_MESON) += meson-t7-a311d2-khadas-vim4.dtb > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > new file mode 100644 > index 000000000000..46e175536edf > --- /dev/null > +++ b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > @@ -0,0 +1,112 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (c) 2022 Wesion, Inc. All rights reserved. > + */ > + > +/dts-v1/; > + > +#include "meson-t7.dtsi" > + > +/ { > + model = "Khadas VIM4"; > + > + aliases { > + serial0 = &uart_A; > + }; > + > + reserved-memory { > + #address-cells = <2>; > + #size-cells = <2>; > + ranges; > + > + /* 3 MiB reserved for ARM Trusted Firmware (BL31) */ > + secmon_reserved: secmon@5000000 { > + reg = <0x0 0x05000000 0x0 0x300000>; > + no-map; > + }; > + > + /* 32 MiB reserved for ARM Trusted Firmware (BL32) */ > + secmon_reserved_bl32: secmon@5300000 { > + reg = <0x0 0x05300000 0x0 0x2000000>; > + no-map; > + }; > + }; > + > + xtal: xtal-clk { > + compatible = "fixed-clock"; > + clock-frequency = <24000000>; > + clock-output-names = "xtal"; > + #clock-cells = <0>; > + }; > + > + vddcpu_a: regulator-vddcpu-a { > + /* > + * MP8756GD Regulator. > + */ > + compatible = "pwm-regulator"; > + > + regulator-name = "VDDCPU_A"; > + regulator-min-microvolt = <689000>; > + regulator-max-microvolt = <1049000>; > + > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vddcpu_b: regulator-vddcpu-a { > + /* > + * MP8756GD Regulator. > + */ > + compatible = "pwm-regulator"; > + > + regulator-name = "VDDCPU_B"; > + regulator-min-microvolt = <689000>; > + regulator-max-microvolt = <1049000>; > + > + regulator-boot-on; > + regulator-always-on; > + }; > +}; > + > +&clkc{ > + clocks = <&xtal>; > + clock-names = "xtal"; > + status = "okay"; > +}; > + > +&uart_A { > + status = "okay"; > +}; > + > +&cpu0 { > + cpu-supply = <&vddcpu_a>; > +}; > + > +&cpu1 { > + cpu-supply = <&vddcpu_a>; > +}; > + > +&cpu2 { > + cpu-supply = <&vddcpu_a>; > +}; > + > +&cpu3 { > + cpu-supply = <&vddcpu_a>; > +}; > + > +&cpu100 { > + cpu-supply = <&vddcpu_b>; > +}; > + > +&cpu101 { > + cpu-supply = <&vddcpu_b>; > +}; > + > +&cpu102 { > + cpu-supply = <&vddcpu_b>; > +}; > + > +&cpu103 { > + cpu-supply = <&vddcpu_b>; > +}; > + > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7.dtsi b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > new file mode 100644 > index 000000000000..453b3d9cb9d8 > --- /dev/null > +++ b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > @@ -0,0 +1,202 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. > + */ > + > +#include <dt-bindings/clock/mesont7-clkc.h> > +#include <dt-bindings/interrupt-controller/arm-gic.h> > + > +/ { > + compatible = "amlogic,t7"; > + interrupt-parent = <&gic>; > + #address-cells = <2>; > + #size-cells = <2>; > + > + cpus { > + #address-cells = <0x2>; > + #size-cells = <0x0>; > + > + cpu-map { > + cluster0 { > + core0 { > + cpu = <&cpu100>; > + }; > + core1 { > + cpu = <&cpu101>; > + }; > + core2 { > + cpu = <&cpu102>; > + }; > + core3 { > + cpu = <&cpu103>; > + }; > + }; > + > + cluster1 { > + core0 { > + cpu = <&cpu0>; > + }; > + core1 { > + cpu = <&cpu1>; > + }; > + core2 { > + cpu = <&cpu2>; > + }; > + core3 { > + cpu = <&cpu3>; > + }; > + }; > + }; > + > + cpu100: cpu@100 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x0 0x100>; > + enable-method = "psci"; > + capacity-dmips-mhz = <632>; > + dynamic-power-coefficient = <110>; > + #cooling-cells = <2>; > + }; > + > + cpu101: cpu@101{ > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x0 0x101>; > + enable-method = "psci"; > + capacity-dmips-mhz = <632>; > + dynamic-power-coefficient = <110>; > + #cooling-cells = <2>; > + }; > + > + cpu102: cpu@102 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x0 0x102>; > + enable-method = "psci"; > + capacity-dmips-mhz = <632>; > + dynamic-power-coefficient = <110>; > + #cooling-cells = <2>; > + }; > + > + cpu103: cpu@103 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x0 0x103>; > + enable-method = "psci"; > + capacity-dmips-mhz = <632>; > + dynamic-power-coefficient = <110>; > + #cooling-cells = <2>; > + }; > + > + cpu0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a73"; > + reg = <0x0 0x0>; > + enable-method = "psci"; > + capacity-dmips-mhz = <1024>; > + dynamic-power-coefficient = <550>; > + #cooling-cells = <2>; > + }; > + > + cpu1: cpu@1 { > + device_type = "cpu"; > + compatible = "arm,cortex-a73"; > + reg = <0x0 0x1>; > + enable-method = "psci"; > + capacity-dmips-mhz = <1024>; > + dynamic-power-coefficient = <550>; > + #cooling-cells = <2>; > + }; > + > + cpu2: cpu@2 { > + device_type = "cpu"; > + compatible = "arm,cortex-a73"; > + reg = <0x0 0x2>; > + enable-method = "psci"; > + capacity-dmips-mhz = <1024>; > + dynamic-power-coefficient = <550>; > + #cooling-cells = <2>; > + }; > + > + cpu3: cpu@3 { > + device_type = "cpu"; > + compatible = "arm,cortex-a73"; > + reg = <0x0 0x3>; > + enable-method = "psci"; > + capacity-dmips-mhz = <1024>; > + dynamic-power-coefficient = <550>; > + #cooling-cells = <2>; > + }; > + }; > + > + timer { > + compatible = "arm,armv8-timer"; > + interrupts = <GIC_PPI 13 0xff08>, > + <GIC_PPI 14 0xff08>, > + <GIC_PPI 11 0xff08>, > + <GIC_PPI 10 0xff08>; > + }; > + > + gic: interrupt-controller@fff01000 { > + compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; > + #interrupt-cells = <3>; > + #address-cells = <0>; > + interrupt-controller; > + reg = <0x0 0xfff01000 0 0x1000>, > + <0x0 0xfff02000 0 0x0100>; > + interrupts = <GIC_PPI 9 0xf04>; > + }; > + > + psci { > + compatible = "arm,psci-0.2"; can you double check if it is actual version 0.2? most recent Amlogic SoC should support psci-1.0 > + method = "smc"; > + }; > + > + sm: secure-monitor { > + compatible = "amlogic,meson-gxbb-sm"; > + }; > + > + soc { > + compatible = "simple-bus"; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges; > + > + apb4: apb4@fe000000 { > + compatible = "simple-bus"; > + reg = <0x0 0xfe000000 0x0 0x480000>; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>; > + > + clkc: clock-controller { > + compatible = "amlogic,t7-clkc"; > + #clock-cells = <1>; > + reg = <0x0 0x0 0x0 0x49c>, > + <0x0 0x8000 0x0 0x320>, > + <0x0 0xe040 0x0 0xbc>; > + reg-names = "basic", > + "pll", > + "cpu_clk"; > + }; > + > + ao-secure@140 { > + compatible = "amlogic,meson-gx-ao-secure", "syscon"; > + reg=<0x0 0x10220 0x0 0x140>; > + amlogic,has-chip-id; > + }; > + }; > + > + uart_A: serial@fe078000 { > + compatible = "amlogic,meson-t7-uart"; > + reg = <0x0 0xfe078000 0x0 0x18>; > + interrupts = <0 168 1>; > + status = "disabled"; > + clocks = <&xtal>, <&clkc CLKID_UART_A>, <&xtal>; > + clock-names = "xtal", "pclk", "baud"; > + fifo-size = < 64 >; > + pinctrl-names = "default"; > + }; I believe there are more uart ports, it's worth the effort to add them all in one run, which sounds more consistent to me, anyway you could also choose to add them in later patch series, no problem.. > + }; > +}; > + > -- > 2.41.0 > > > _______________________________________________ > linux-amlogic mailing list > linux-amlogic@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-amlogic -- Yixun Lan (dlan) Gentoo Linux Developer GPG Key ID AABEFD55 ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree 2023-06-16 0:01 ` Yixun Lan @ 2023-06-18 17:41 ` Lucas Tanure 2023-06-18 17:44 ` Lucas Tanure 0 siblings, 1 reply; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:41 UTC (permalink / raw) To: Yixun Lan Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Fri, Jun 16, 2023 at 1:01 AM Yixun Lan <dlan@gentoo.org> wrote: > > Hi Lucas: > > On 19:29 Thu 15 Jun , Lucas Tanure wrote: > > The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic T7 SoC > > family, on a board with the same form factor as the VIM3 models. > I'd like to see little bit more verbose messages here, like > which functionality/driver added here - cpu, gic, timer, uart? Ok, I add this information in the next version. Its adding CPU, GIC, and UART. > > so, it's capable of booting into a serial console? yes > > > > > - 8GB LPDDR4X 2016MHz > > - 32GB eMMC 5.1 storage > > - 32MB SPI flash > > - 10/100/1000 Base-T Ethernet > > - AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1) > > - HDMI 2.1 video > > - HDMI Input > > - 1x USB 2.0 + 1x USB 3.0 ports > > - 1x USB-C (power) with USB 2.0 OTG > > - 3x LED's (1x red, 1x blue, 1x white) > > - 3x buttons (power, function, reset) > > - M2 socket with PCIe, USB, ADC & I2C > > - 40pin GPIO Header > > - 1x micro SD card slot > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > --- > > arch/arm64/boot/dts/amlogic/Makefile | 1 + > > .../amlogic/meson-t7-a311d2-khadas-vim4.dts | 112 ++++++++++ > > arch/arm64/boot/dts/amlogic/meson-t7.dtsi | 202 ++++++++++++++++++ > > 3 files changed, 315 insertions(+) > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > > > diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile > > index cd1c5b04890a..1c5846bd1ca0 100644 > > --- a/arch/arm64/boot/dts/amlogic/Makefile > > +++ b/arch/arm64/boot/dts/amlogic/Makefile > > @@ -74,3 +74,4 @@ dtb-$(CONFIG_ARCH_MESON) += meson-sm1-odroid-hc4.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-sei610.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air-gbit.dtb > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air.dtb > > +dtb-$(CONFIG_ARCH_MESON) += meson-t7-a311d2-khadas-vim4.dtb > > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > new file mode 100644 > > index 000000000000..46e175536edf > > --- /dev/null > > +++ b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > @@ -0,0 +1,112 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright (c) 2022 Wesion, Inc. All rights reserved. > > + */ > > + > > +/dts-v1/; > > + > > +#include "meson-t7.dtsi" > > + > > +/ { > > + model = "Khadas VIM4"; > > + > > + aliases { > > + serial0 = &uart_A; > > + }; > > + > > + reserved-memory { > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges; > > + > > + /* 3 MiB reserved for ARM Trusted Firmware (BL31) */ > > + secmon_reserved: secmon@5000000 { > > + reg = <0x0 0x05000000 0x0 0x300000>; > > + no-map; > > + }; > > + > > + /* 32 MiB reserved for ARM Trusted Firmware (BL32) */ > > + secmon_reserved_bl32: secmon@5300000 { > > + reg = <0x0 0x05300000 0x0 0x2000000>; > > + no-map; > > + }; > > + }; > > + > > + xtal: xtal-clk { > > + compatible = "fixed-clock"; > > + clock-frequency = <24000000>; > > + clock-output-names = "xtal"; > > + #clock-cells = <0>; > > + }; > > + > > + vddcpu_a: regulator-vddcpu-a { > > + /* > > + * MP8756GD Regulator. > > + */ > > + compatible = "pwm-regulator"; > > + > > + regulator-name = "VDDCPU_A"; > > + regulator-min-microvolt = <689000>; > > + regulator-max-microvolt = <1049000>; > > + > > + regulator-boot-on; > > + regulator-always-on; > > + }; > > + > > + vddcpu_b: regulator-vddcpu-a { > > + /* > > + * MP8756GD Regulator. > > + */ > > + compatible = "pwm-regulator"; > > + > > + regulator-name = "VDDCPU_B"; > > + regulator-min-microvolt = <689000>; > > + regulator-max-microvolt = <1049000>; > > + > > + regulator-boot-on; > > + regulator-always-on; > > + }; > > +}; > > + > > +&clkc{ > > + clocks = <&xtal>; > > + clock-names = "xtal"; > > + status = "okay"; > > +}; > > + > > +&uart_A { > > + status = "okay"; > > +}; > > + > > +&cpu0 { > > + cpu-supply = <&vddcpu_a>; > > +}; > > + > > +&cpu1 { > > + cpu-supply = <&vddcpu_a>; > > +}; > > + > > +&cpu2 { > > + cpu-supply = <&vddcpu_a>; > > +}; > > + > > +&cpu3 { > > + cpu-supply = <&vddcpu_a>; > > +}; > > + > > +&cpu100 { > > + cpu-supply = <&vddcpu_b>; > > +}; > > + > > +&cpu101 { > > + cpu-supply = <&vddcpu_b>; > > +}; > > + > > +&cpu102 { > > + cpu-supply = <&vddcpu_b>; > > +}; > > + > > +&cpu103 { > > + cpu-supply = <&vddcpu_b>; > > +}; > > + > > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7.dtsi b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > new file mode 100644 > > index 000000000000..453b3d9cb9d8 > > --- /dev/null > > +++ b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > @@ -0,0 +1,202 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. > > + */ > > + > > +#include <dt-bindings/clock/mesont7-clkc.h> > > +#include <dt-bindings/interrupt-controller/arm-gic.h> > > + > > +/ { > > + compatible = "amlogic,t7"; > > + interrupt-parent = <&gic>; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + > > + cpus { > > + #address-cells = <0x2>; > > + #size-cells = <0x0>; > > + > > + cpu-map { > > + cluster0 { > > + core0 { > > + cpu = <&cpu100>; > > + }; > > + core1 { > > + cpu = <&cpu101>; > > + }; > > + core2 { > > + cpu = <&cpu102>; > > + }; > > + core3 { > > + cpu = <&cpu103>; > > + }; > > + }; > > + > > + cluster1 { > > + core0 { > > + cpu = <&cpu0>; > > + }; > > + core1 { > > + cpu = <&cpu1>; > > + }; > > + core2 { > > + cpu = <&cpu2>; > > + }; > > + core3 { > > + cpu = <&cpu3>; > > + }; > > + }; > > + }; > > + > > + cpu100: cpu@100 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a53"; > > + reg = <0x0 0x100>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <632>; > > + dynamic-power-coefficient = <110>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu101: cpu@101{ > > + device_type = "cpu"; > > + compatible = "arm,cortex-a53"; > > + reg = <0x0 0x101>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <632>; > > + dynamic-power-coefficient = <110>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu102: cpu@102 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a53"; > > + reg = <0x0 0x102>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <632>; > > + dynamic-power-coefficient = <110>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu103: cpu@103 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a53"; > > + reg = <0x0 0x103>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <632>; > > + dynamic-power-coefficient = <110>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu0: cpu@0 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a73"; > > + reg = <0x0 0x0>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <1024>; > > + dynamic-power-coefficient = <550>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu1: cpu@1 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a73"; > > + reg = <0x0 0x1>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <1024>; > > + dynamic-power-coefficient = <550>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu2: cpu@2 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a73"; > > + reg = <0x0 0x2>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <1024>; > > + dynamic-power-coefficient = <550>; > > + #cooling-cells = <2>; > > + }; > > + > > + cpu3: cpu@3 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a73"; > > + reg = <0x0 0x3>; > > + enable-method = "psci"; > > + capacity-dmips-mhz = <1024>; > > + dynamic-power-coefficient = <550>; > > + #cooling-cells = <2>; > > + }; > > + }; > > + > > + timer { > > + compatible = "arm,armv8-timer"; > > + interrupts = <GIC_PPI 13 0xff08>, > > + <GIC_PPI 14 0xff08>, > > + <GIC_PPI 11 0xff08>, > > + <GIC_PPI 10 0xff08>; > > + }; > > + > > + gic: interrupt-controller@fff01000 { > > + compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; > > + #interrupt-cells = <3>; > > + #address-cells = <0>; > > + interrupt-controller; > > + reg = <0x0 0xfff01000 0 0x1000>, > > + <0x0 0xfff02000 0 0x0100>; > > + interrupts = <GIC_PPI 9 0xf04>; > > + }; > > + > > + psci { > > + compatible = "arm,psci-0.2"; > can you double check if it is actual version 0.2? > most recent Amlogic SoC should support psci-1.0 > > > + method = "smc"; > > + }; > > + > > + sm: secure-monitor { > > + compatible = "amlogic,meson-gxbb-sm"; > > + }; > > + > > + soc { > > + compatible = "simple-bus"; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges; > > + > > + apb4: apb4@fe000000 { > > + compatible = "simple-bus"; > > + reg = <0x0 0xfe000000 0x0 0x480000>; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>; > > + > > + clkc: clock-controller { > > + compatible = "amlogic,t7-clkc"; > > + #clock-cells = <1>; > > + reg = <0x0 0x0 0x0 0x49c>, > > + <0x0 0x8000 0x0 0x320>, > > + <0x0 0xe040 0x0 0xbc>; > > + reg-names = "basic", > > + "pll", > > + "cpu_clk"; > > + }; > > + > > + ao-secure@140 { > > + compatible = "amlogic,meson-gx-ao-secure", "syscon"; > > + reg=<0x0 0x10220 0x0 0x140>; > > + amlogic,has-chip-id; > > + }; > > + }; > > + > > + uart_A: serial@fe078000 { > > + compatible = "amlogic,meson-t7-uart"; > > + reg = <0x0 0xfe078000 0x0 0x18>; > > + interrupts = <0 168 1>; > > + status = "disabled"; > > + clocks = <&xtal>, <&clkc CLKID_UART_A>, <&xtal>; > > + clock-names = "xtal", "pclk", "baud"; > > + fifo-size = < 64 >; > > + pinctrl-names = "default"; > > + }; > I believe there are more uart ports, it's worth the effort to add them all in one run, > which sounds more consistent to me, anyway you could also choose to add them > in later patch series, no problem.. Yeah, I prefer to add those uarts later, when I can propper test them. > > > + }; > > +}; > > + > > -- > > 2.41.0 > > > > > > _______________________________________________ > > linux-amlogic mailing list > > linux-amlogic@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-amlogic > > -- > Yixun Lan (dlan) > Gentoo Linux Developer > GPG Key ID AABEFD55 ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree 2023-06-18 17:41 ` Lucas Tanure @ 2023-06-18 17:44 ` Lucas Tanure 0 siblings, 0 replies; 25+ messages in thread From: Lucas Tanure @ 2023-06-18 17:44 UTC (permalink / raw) To: Yixun Lan Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Neil Armstrong, Jerome Brunet, Michael Turquette, Stephen Boyd, Kevin Hilman, Greg Kroah-Hartman, Nick, Artem, devicetree, linux-kernel, linux-amlogic, linux-clk, linux-arm-kernel, linux-serial On Sun, Jun 18, 2023 at 6:41 PM Lucas Tanure <tanure@linux.com> wrote: > > On Fri, Jun 16, 2023 at 1:01 AM Yixun Lan <dlan@gentoo.org> wrote: > > > > Hi Lucas: > > > > On 19:29 Thu 15 Jun , Lucas Tanure wrote: > > > The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic T7 SoC > > > family, on a board with the same form factor as the VIM3 models. > > I'd like to see little bit more verbose messages here, like > > which functionality/driver added here - cpu, gic, timer, uart? > Ok, I add this information in the next version. > Its adding CPU, GIC, and UART. > > > > > so, it's capable of booting into a serial console? > yes > > > > > > > > > - 8GB LPDDR4X 2016MHz > > > - 32GB eMMC 5.1 storage > > > - 32MB SPI flash > > > - 10/100/1000 Base-T Ethernet > > > - AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1) > > > - HDMI 2.1 video > > > - HDMI Input > > > - 1x USB 2.0 + 1x USB 3.0 ports > > > - 1x USB-C (power) with USB 2.0 OTG > > > - 3x LED's (1x red, 1x blue, 1x white) > > > - 3x buttons (power, function, reset) > > > - M2 socket with PCIe, USB, ADC & I2C > > > - 40pin GPIO Header > > > - 1x micro SD card slot > > > > > > Signed-off-by: Lucas Tanure <tanure@linux.com> > > > --- > > > arch/arm64/boot/dts/amlogic/Makefile | 1 + > > > .../amlogic/meson-t7-a311d2-khadas-vim4.dts | 112 ++++++++++ > > > arch/arm64/boot/dts/amlogic/meson-t7.dtsi | 202 ++++++++++++++++++ > > > 3 files changed, 315 insertions(+) > > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > > create mode 100644 arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > > > > > diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile > > > index cd1c5b04890a..1c5846bd1ca0 100644 > > > --- a/arch/arm64/boot/dts/amlogic/Makefile > > > +++ b/arch/arm64/boot/dts/amlogic/Makefile > > > @@ -74,3 +74,4 @@ dtb-$(CONFIG_ARCH_MESON) += meson-sm1-odroid-hc4.dtb > > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-sei610.dtb > > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air-gbit.dtb > > > dtb-$(CONFIG_ARCH_MESON) += meson-sm1-x96-air.dtb > > > +dtb-$(CONFIG_ARCH_MESON) += meson-t7-a311d2-khadas-vim4.dtb > > > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > > new file mode 100644 > > > index 000000000000..46e175536edf > > > --- /dev/null > > > +++ b/arch/arm64/boot/dts/amlogic/meson-t7-a311d2-khadas-vim4.dts > > > @@ -0,0 +1,112 @@ > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > > +/* > > > + * Copyright (c) 2022 Wesion, Inc. All rights reserved. > > > + */ > > > + > > > +/dts-v1/; > > > + > > > +#include "meson-t7.dtsi" > > > + > > > +/ { > > > + model = "Khadas VIM4"; > > > + > > > + aliases { > > > + serial0 = &uart_A; > > > + }; > > > + > > > + reserved-memory { > > > + #address-cells = <2>; > > > + #size-cells = <2>; > > > + ranges; > > > + > > > + /* 3 MiB reserved for ARM Trusted Firmware (BL31) */ > > > + secmon_reserved: secmon@5000000 { > > > + reg = <0x0 0x05000000 0x0 0x300000>; > > > + no-map; > > > + }; > > > + > > > + /* 32 MiB reserved for ARM Trusted Firmware (BL32) */ > > > + secmon_reserved_bl32: secmon@5300000 { > > > + reg = <0x0 0x05300000 0x0 0x2000000>; > > > + no-map; > > > + }; > > > + }; > > > + > > > + xtal: xtal-clk { > > > + compatible = "fixed-clock"; > > > + clock-frequency = <24000000>; > > > + clock-output-names = "xtal"; > > > + #clock-cells = <0>; > > > + }; > > > + > > > + vddcpu_a: regulator-vddcpu-a { > > > + /* > > > + * MP8756GD Regulator. > > > + */ > > > + compatible = "pwm-regulator"; > > > + > > > + regulator-name = "VDDCPU_A"; > > > + regulator-min-microvolt = <689000>; > > > + regulator-max-microvolt = <1049000>; > > > + > > > + regulator-boot-on; > > > + regulator-always-on; > > > + }; > > > + > > > + vddcpu_b: regulator-vddcpu-a { > > > + /* > > > + * MP8756GD Regulator. > > > + */ > > > + compatible = "pwm-regulator"; > > > + > > > + regulator-name = "VDDCPU_B"; > > > + regulator-min-microvolt = <689000>; > > > + regulator-max-microvolt = <1049000>; > > > + > > > + regulator-boot-on; > > > + regulator-always-on; > > > + }; > > > +}; > > > + > > > +&clkc{ > > > + clocks = <&xtal>; > > > + clock-names = "xtal"; > > > + status = "okay"; > > > +}; > > > + > > > +&uart_A { > > > + status = "okay"; > > > +}; > > > + > > > +&cpu0 { > > > + cpu-supply = <&vddcpu_a>; > > > +}; > > > + > > > +&cpu1 { > > > + cpu-supply = <&vddcpu_a>; > > > +}; > > > + > > > +&cpu2 { > > > + cpu-supply = <&vddcpu_a>; > > > +}; > > > + > > > +&cpu3 { > > > + cpu-supply = <&vddcpu_a>; > > > +}; > > > + > > > +&cpu100 { > > > + cpu-supply = <&vddcpu_b>; > > > +}; > > > + > > > +&cpu101 { > > > + cpu-supply = <&vddcpu_b>; > > > +}; > > > + > > > +&cpu102 { > > > + cpu-supply = <&vddcpu_b>; > > > +}; > > > + > > > +&cpu103 { > > > + cpu-supply = <&vddcpu_b>; > > > +}; > > > + > > > diff --git a/arch/arm64/boot/dts/amlogic/meson-t7.dtsi b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > > new file mode 100644 > > > index 000000000000..453b3d9cb9d8 > > > --- /dev/null > > > +++ b/arch/arm64/boot/dts/amlogic/meson-t7.dtsi > > > @@ -0,0 +1,202 @@ > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > > +/* > > > + * Copyright (c) 2019 Amlogic, Inc. All rights reserved. > > > + */ > > > + > > > +#include <dt-bindings/clock/mesont7-clkc.h> > > > +#include <dt-bindings/interrupt-controller/arm-gic.h> > > > + > > > +/ { > > > + compatible = "amlogic,t7"; > > > + interrupt-parent = <&gic>; > > > + #address-cells = <2>; > > > + #size-cells = <2>; > > > + > > > + cpus { > > > + #address-cells = <0x2>; > > > + #size-cells = <0x0>; > > > + > > > + cpu-map { > > > + cluster0 { > > > + core0 { > > > + cpu = <&cpu100>; > > > + }; > > > + core1 { > > > + cpu = <&cpu101>; > > > + }; > > > + core2 { > > > + cpu = <&cpu102>; > > > + }; > > > + core3 { > > > + cpu = <&cpu103>; > > > + }; > > > + }; > > > + > > > + cluster1 { > > > + core0 { > > > + cpu = <&cpu0>; > > > + }; > > > + core1 { > > > + cpu = <&cpu1>; > > > + }; > > > + core2 { > > > + cpu = <&cpu2>; > > > + }; > > > + core3 { > > > + cpu = <&cpu3>; > > > + }; > > > + }; > > > + }; > > > + > > > + cpu100: cpu@100 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a53"; > > > + reg = <0x0 0x100>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <632>; > > > + dynamic-power-coefficient = <110>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu101: cpu@101{ > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a53"; > > > + reg = <0x0 0x101>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <632>; > > > + dynamic-power-coefficient = <110>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu102: cpu@102 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a53"; > > > + reg = <0x0 0x102>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <632>; > > > + dynamic-power-coefficient = <110>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu103: cpu@103 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a53"; > > > + reg = <0x0 0x103>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <632>; > > > + dynamic-power-coefficient = <110>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu0: cpu@0 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a73"; > > > + reg = <0x0 0x0>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <1024>; > > > + dynamic-power-coefficient = <550>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu1: cpu@1 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a73"; > > > + reg = <0x0 0x1>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <1024>; > > > + dynamic-power-coefficient = <550>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu2: cpu@2 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a73"; > > > + reg = <0x0 0x2>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <1024>; > > > + dynamic-power-coefficient = <550>; > > > + #cooling-cells = <2>; > > > + }; > > > + > > > + cpu3: cpu@3 { > > > + device_type = "cpu"; > > > + compatible = "arm,cortex-a73"; > > > + reg = <0x0 0x3>; > > > + enable-method = "psci"; > > > + capacity-dmips-mhz = <1024>; > > > + dynamic-power-coefficient = <550>; > > > + #cooling-cells = <2>; > > > + }; > > > + }; > > > + > > > + timer { > > > + compatible = "arm,armv8-timer"; > > > + interrupts = <GIC_PPI 13 0xff08>, > > > + <GIC_PPI 14 0xff08>, > > > + <GIC_PPI 11 0xff08>, > > > + <GIC_PPI 10 0xff08>; > > > + }; > > > + > > > + gic: interrupt-controller@fff01000 { > > > + compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; > > > + #interrupt-cells = <3>; > > > + #address-cells = <0>; > > > + interrupt-controller; > > > + reg = <0x0 0xfff01000 0 0x1000>, > > > + <0x0 0xfff02000 0 0x0100>; > > > + interrupts = <GIC_PPI 9 0xf04>; > > > + }; > > > + > > > + psci { > > > + compatible = "arm,psci-0.2"; > > can you double check if it is actual version 0.2? > > most recent Amlogic SoC should support psci-1.0 > > > > > + method = "smc"; > > > + }; > > > + > > > + sm: secure-monitor { > > > + compatible = "amlogic,meson-gxbb-sm"; > > > + }; > > > + > > > + soc { > > > + compatible = "simple-bus"; > > > + #address-cells = <2>; > > > + #size-cells = <2>; > > > + ranges; > > > + > > > + apb4: apb4@fe000000 { > > > + compatible = "simple-bus"; > > > + reg = <0x0 0xfe000000 0x0 0x480000>; > > > + #address-cells = <2>; > > > + #size-cells = <2>; > > > + ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>; > > > + > > > + clkc: clock-controller { > > > + compatible = "amlogic,t7-clkc"; > > > + #clock-cells = <1>; > > > + reg = <0x0 0x0 0x0 0x49c>, > > > + <0x0 0x8000 0x0 0x320>, > > > + <0x0 0xe040 0x0 0xbc>; > > > + reg-names = "basic", > > > + "pll", > > > + "cpu_clk"; > > > + }; > > > + > > > + ao-secure@140 { > > > + compatible = "amlogic,meson-gx-ao-secure", "syscon"; > > > + reg=<0x0 0x10220 0x0 0x140>; > > > + amlogic,has-chip-id; > > > + }; > > > + }; > > > + > > > + uart_A: serial@fe078000 { > > > + compatible = "amlogic,meson-t7-uart"; > > > + reg = <0x0 0xfe078000 0x0 0x18>; > > > + interrupts = <0 168 1>; > > > + status = "disabled"; > > > + clocks = <&xtal>, <&clkc CLKID_UART_A>, <&xtal>; > > > + clock-names = "xtal", "pclk", "baud"; > > > + fifo-size = < 64 >; > > > + pinctrl-names = "default"; > > > + }; > > I believe there are more uart ports, it's worth the effort to add them all in one run, > > which sounds more consistent to me, anyway you could also choose to add them > > in later patch series, no problem.. > > Yeah, I prefer to add those uarts later, when I can propper test them. > > > > > > + }; > > > +}; > > > + > > > -- > > > 2.41.0 > > > > > > > > > _______________________________________________ > > > linux-amlogic mailing list > > > linux-amlogic@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-amlogic > > > > -- > > Yixun Lan (dlan) > > Gentoo Linux Developer > > GPG Key ID AABEFD55 The datasheet I have doesn't mention the version of PSCI supported, so I can't check. But It continues to work ( serial log ) when using the 1.0 version. ^ permalink raw reply [flat|nested] 25+ messages in thread
end of thread, other threads:[~2023-06-21 4:42 UTC | newest] Thread overview: 25+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2023-06-15 18:29 [PATCH 0/6] Add Amlogic A311D2 and Khadas Vim4 Board Support Lucas Tanure 2023-06-15 18:29 ` [PATCH 1/6] dt-bindings: arm: amlogic: add Amlogic T7 based Khadas VIM4 bindings Lucas Tanure 2023-06-15 21:27 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 2/6] dt-bindings: clock: Bindings for Meson T7 clock controller Lucas Tanure 2023-06-15 19:47 ` Rob Herring 2023-06-15 21:41 ` Conor Dooley 2023-06-18 17:39 ` Lucas Tanure 2023-06-18 19:16 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 3/6] clk: meson: t7: add peripheral " Lucas Tanure 2023-06-16 7:21 ` Jerome Brunet 2023-06-16 11:23 ` kernel test robot 2023-06-18 17:42 ` Lucas Tanure 2023-06-21 4:41 ` kernel test robot 2023-06-15 18:29 ` [PATCH 4/6] dt-bindings: serial: amlogic, meson-uart: support T7 Lucas Tanure 2023-06-15 21:25 ` Conor Dooley 2023-06-18 17:37 ` Lucas Tanure 2023-06-18 19:18 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 5/6] tty: serial: meson: Added T7 SOC compatibility Lucas Tanure 2023-06-15 23:30 ` Yixun Lan 2023-06-18 17:40 ` Lucas Tanure 2023-06-18 19:15 ` Conor Dooley 2023-06-15 18:29 ` [PATCH 6/6] arm64: dts: meson-t7-a311d2-khadas-vim4: add initial device-tree Lucas Tanure 2023-06-16 0:01 ` Yixun Lan 2023-06-18 17:41 ` Lucas Tanure 2023-06-18 17:44 ` Lucas Tanure
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).