From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 657C2EB64DC for ; Tue, 20 Jun 2023 12:20:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232308AbjFTMUG (ORCPT ); Tue, 20 Jun 2023 08:20:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49060 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232180AbjFTMUF (ORCPT ); Tue, 20 Jun 2023 08:20:05 -0400 Received: from mail-wm1-x331.google.com (mail-wm1-x331.google.com [IPv6:2a00:1450:4864:20::331]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1A88EC6 for ; Tue, 20 Jun 2023 05:20:04 -0700 (PDT) Received: by mail-wm1-x331.google.com with SMTP id 5b1f17b1804b1-3f9b23dc270so20836165e9.0 for ; Tue, 20 Jun 2023 05:20:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20221208.gappssmtp.com; s=20221208; t=1687263602; x=1689855602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YXmcS/2oGuecncHurBHCDvbohS0tejnBEtI7u/YX0AI=; b=wKB3l+lEX1/Z9vBIXHTZgagfJ354S2rdf9kwVBTuhiZx43ftmPdmHcEYiZS5IKnJ9c Lc9NyLJHKYQ22KfUqsxbP3mrfAJybli5wZ4AugqSYz0CpzkgUK3TrRFQG+YuYvet4CU9 Kg7c61zibcQnm6WGypl99+rpdx++8kZe3mRPbpFa3Gw17sLnZiZ/8D7yLpaDyxbs4SvK pj4K04nzsaJGLFNUmNaz0tcHIQIRnNVYZAYAOSn/zJ59UPiQbq/EVgJ9l7jTeQ9sQkNZ +fNyk/q+J4djq7JMD5ULCvPR21quwxhfvW74UYppQCbxDoB9XhPPMpswiC72rgn3icq1 AuRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687263602; x=1689855602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YXmcS/2oGuecncHurBHCDvbohS0tejnBEtI7u/YX0AI=; b=CTP3ZdSOkR2XcHLgDtJ8rNEgjlPmSDWQC5+SH6qR7cB5Oe16xsOEFF7b0CltTdT50o 7CVlCQCIWMilPSBkZw707BGw9LEJ/6T/4UT5/Z62fgvma8ng55Z3C0vVBgFK9xK8N53I F6yGUK7lsFLdScNGTI3edTM6Rms/gNggPHW6RgI70YC9UJydYIwX9quSiE71vjIK/eW4 vyELcjHlGkxjBcC82GPtdtmaLp6BAF3Z99/IjYD2Dpii5w63+K7oqkuCF8z20G+u7qEc H7JDynPCpkslZS53aotDL6ZdGCPakYr5p6bkcOxwM4mnwNbEvMRDoScJk4PWZh9N+UHK R04A== X-Gm-Message-State: AC+VfDxl1XcjW2kZ3/qDEdoMrJrPIstMo1+gMRGN4xt3GDK4bMoxIMn/ 94kO+WkFWJhQ16FM0O4gXtaCnQ== X-Google-Smtp-Source: ACHHUZ6Mdas/N0VFI0B+z8neuKplKhLqK8MFi7ecgPSeIHTj3Y0/v3za8BLHZFriATu3xAZkw2u6+g== X-Received: by 2002:a1c:ed0b:0:b0:3f7:948f:ad1c with SMTP id l11-20020a1ced0b000000b003f7948fad1cmr10661593wmh.6.1687263602421; Tue, 20 Jun 2023 05:20:02 -0700 (PDT) Received: from localhost.localdomain ([2a01:e0a:55f:21e0:9e19:4376:dea6:dbfa]) by smtp.gmail.com with ESMTPSA id u15-20020a05600c210f00b003f18b942338sm2242513wml.3.2023.06.20.05.20.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jun 2023 05:20:02 -0700 (PDT) From: Julien Stephan Cc: pnguyen@baylibre.com, louis.kuo@mediatek.com, fsylvestre@baylibre.com, Julien Stephan , Andy Hsieh , AngeloGioacchino Del Regno , Chunfeng Yun , Chun-Kuang Hu , Conor Dooley , devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, Kishon Vijay Abraham I , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-phy@lists.infradead.org, Matthias Brugger , Philipp Zabel , Rob Herring , Vinod Koul Subject: [PATCH v4 1/2] dt-bindings: phy: add mediatek MIPI CD-PHY module v0.5 Date: Tue, 20 Jun 2023 14:18:46 +0200 Message-ID: <20230620121928.1231745-2-jstephan@baylibre.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230620121928.1231745-1-jstephan@baylibre.com> References: <20230620121928.1231745-1-jstephan@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Florian Sylvestre This adds the bindings, for the MIPI CD-PHY module v0.5 embedded in some Mediatek soc, such as the mt8365 Signed-off-by: Florian Sylvestre Signed-off-by: Julien Stephan --- .../bindings/phy/mediatek,mt8365-csi-rx.yaml | 79 +++++++++++++++++++ MAINTAINERS | 6 ++ 2 files changed, 85 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/mediatek,mt8365-csi-rx.yaml diff --git a/Documentation/devicetree/bindings/phy/mediatek,mt8365-csi-rx.yaml b/Documentation/devicetree/bindings/phy/mediatek,mt8365-csi-rx.yaml new file mode 100644 index 000000000000..2127a5732f73 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/mediatek,mt8365-csi-rx.yaml @@ -0,0 +1,79 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (c) 2023 MediaTek, BayLibre +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/mediatek,mt8365-csi-rx.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek Sensor Interface MIPI CSI CD-PHY + +maintainers: + - Julien Stephan + - Andy Hsieh + +description: + The SENINF CD-PHY is a set of CD-PHY connected to the SENINF CSI-2 + receivers. The number of PHYs depends on the SoC model. + Depending on the SoC model, each PHYs can be either CD-PHY or D-PHY only + capable. + +properties: + compatible: + enum: + - mediatek,mt8365-csi-rx + + reg: + maxItems: 1 + + num-lanes: + enum: [2, 3, 4] + + '#phy-cells': + enum: [0, 1] + description: | + If the PHY doesn't support mode selection then #phy-cells must be 0 and + PHY mode is described using phy-type property. + If the PHY supports mode selection, then #phy-cells must be 1 and mode + is set in the PHY cells. Supported modes are: + - PHY_TYPE_DPHY + - PHY_TYPE_CPHY + See include/dt-bindings/phy/phy.h for constants. + + phy-type: + description: + If the PHY doesn't support mode selection then this set the operating mode. + See include/dt-bindings/phy/phy.h for constants. + const: 10 + $ref: /schemas/types.yaml#/definitions/uint32 + +required: + - compatible + - reg + - num-lanes + - '#phy-cells' + +additionalProperties: false + +examples: + - | + #include + soc { + #address-cells = <2>; + #size-cells = <2>; + + csi0_rx: phy@11c10000 { + compatible = "mediatek,mt8365-csi-rx"; + reg = <0 0x11c10000 0 0x2000>; + num-lanes = <2>; + #phy-cells = <1>; + }; + + csi1_rx: phy@11c12000 { + compatible = "mediatek,mt8365-csi-rx"; + reg = <0 0x11c12000 0 0x2000>; + phy-type = ; + num-lanes = <2>; + #phy-cells = <0>; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 45fc831f1654..024d67eb7a94 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -13184,6 +13184,12 @@ F: Documentation/devicetree/bindings/media/mediatek-vpu.txt F: drivers/media/platform/mediatek/vcodec/ F: drivers/media/platform/mediatek/vpu/ +MEDIATEK MIPI-CSI CDPHY DRIVER +M: Julien Stephan +M: Andy Hsieh +S: Supported +F: Documentation/devicetree/bindings/phy/mediatek,mt8365-csi-rx.yaml + MEDIATEK MMC/SD/SDIO DRIVER M: Chaotian Jing S: Maintained -- 2.41.0