From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9A1D3EB64DA for ; Thu, 20 Jul 2023 13:51:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231202AbjGTNv5 (ORCPT ); Thu, 20 Jul 2023 09:51:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33752 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231361AbjGTNv4 (ORCPT ); Thu, 20 Jul 2023 09:51:56 -0400 Received: from mail-pf1-x433.google.com (mail-pf1-x433.google.com [IPv6:2607:f8b0:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 108761BFC for ; Thu, 20 Jul 2023 06:51:51 -0700 (PDT) Received: by mail-pf1-x433.google.com with SMTP id d2e1a72fcca58-6687446eaccso688921b3a.3 for ; Thu, 20 Jul 2023 06:51:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1689861110; x=1690465910; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=fXSLhAf39ywnScbmnhUoNCy7kFUzY0ELotpofi8TE5U=; b=D3+J1Yn1+oN7iuHEQFcdEwrOcaGE9JOdjW/Hxv4MDNhJcvvM5sYZkkTba3DnvsqtU8 cqVc0jFG+k0/ItS+PfskCaXWDZtoualQxOQlD1pshPlpJdThRy7Vxgar+Qptw+PdK7TU uiHHnIXyolAVg1qQTAyZp9MO5Weaf2pyOB+m0aBZTEg2o/zRIC+hyUG6kXztXgVzCv4M nKxfLo+XAX8mqtBm33vPfiU8+28JUKCqq8l+D8FIXpyn4hIdX0SSBgnxiSudYTd4iisz xaGl8/9nmExGOS56wNW85e8qGWyYsAKTDUxtaQHRy1ZZxgPs97BbJe2XIJ+LU1Oiz8xd VEaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1689861110; x=1690465910; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=fXSLhAf39ywnScbmnhUoNCy7kFUzY0ELotpofi8TE5U=; b=atOfcjo6uSXHeLVANBGZMdup/zgqlfZ6hccPBfcchynfwyaHfQFZ0IxTGxv9ri/cn5 H0z58xd2oc9A2MaRSosuiwqc0MEEpiiKLxYG2iHk+GCm9ZvSM9sSeR47ZMDHzmdCFZgb +LMm8Q6lFnmAx3ORNHMQHM3EgYk7pedJOt4IH/ECxe55pbhiuNvEkf0RSmLtAA6mNC68 JRvlLiQkB0FSeBdharMNLShPg93+IKiuf0pI6aWyDWS3FTmfztAoBSDSCx6FXdI18mcW GFd7R0itEOrsLJ7lFNX1tXlf9brspzvpmrysggAZMn/tNPaTRX3HrJfP+pre4YYeg/xV 1sZQ== X-Gm-Message-State: ABy/qLb+SaVDiiqllQny2oedzb5P+Np8AS90CmtG0uXltnPBsf79Cs0i 9QJe0U1AjF9AGTNmkjncXm7NJQ== X-Google-Smtp-Source: APBJJlE/slAz3uyMZ8L7/7wp/jRvf4X8awMBqdrGa+1oT4Y+YdCDFXF2MFPhc2ilfywHh7n6Sxnihg== X-Received: by 2002:a05:6a20:12cf:b0:137:8036:ab93 with SMTP id v15-20020a056a2012cf00b001378036ab93mr4425186pzg.40.1689861110312; Thu, 20 Jul 2023 06:51:50 -0700 (PDT) Received: from hsinchu16.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id j18-20020aa78d12000000b00679fef56287sm1197529pfe.147.2023.07.20.06.51.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Jul 2023 06:51:49 -0700 (PDT) From: Eric Lin To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, palmer@dabbelt.com, paul.walmsley@sifive.com, will@kernel.org, mark.rutland@arm.com, tglx@linutronix.de, peterz@infradead.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Cc: zong.li@sifive.com, greentime.hu@sifive.com, vincent.chen@sifive.com, Eric Lin Subject: [PATCH v2 0/3] Add SiFive Private L2 cache and PMU driver Date: Thu, 20 Jul 2023 21:51:18 +0800 Message-Id: <20230720135125.21240-1-eric.lin@sifive.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds the SiFive Private L2 cache controller driver and Performance Monitoring Unit (PMU) driver. The Private L2 cache communicates with both the upstream L1 caches and downstream L3 cache or memory, enabling a high- performance cache subsystem. It is also responsible for managing requests from the L1 instruction and data caches of the core. The Private L2 Performance Monitoring Unit (PMU) consists of a set of event-programmable counters and their event selector registers. The registers are available to control the behavior of the counters. Changes since v1: - Rebased on Linux-6.5-rc2 - Change pl2 cache compatible string to lowercase - Add cpuhp_remove_state() after pl2 cache driver probe fail - Return 0 instead of return ret at the end of sifive_pl2_cache_init() - Cut down the pl2 cache config log lines in pl2_config_read() - Sorting the variable by types in sifive_pl2_cache_dev_probe() - Change the error message when failing to find the CPU node - Add pl2 PMU driver to support per-task profile - Move the pl2 PMU driver implementation to the drivers/perf folder - Keep only one pl2 cache compatible string suggested by Krzysztof and Conor - Addressed Krzysztof's and Conor's comments on DT binding Eric Lin (2): dt-bindings: riscv: sifive: Add SiFive Private L2 cache controller soc: sifive: Add SiFive private L2 cache driver Greentime Hu (1): soc: sifive: Add SiFive private L2 cache PMU driver .../bindings/cache/sifive,pl2cache.yaml | 62 ++ drivers/perf/Kconfig | 10 + drivers/perf/Makefile | 1 + drivers/perf/sifive_pl2_pmu.c | 602 ++++++++++++++++++ drivers/soc/sifive/Kconfig | 8 + drivers/soc/sifive/Makefile | 1 + drivers/soc/sifive/sifive_pl2.h | 29 + drivers/soc/sifive/sifive_pl2_cache.c | 202 ++++++ include/linux/cpuhotplug.h | 1 + 9 files changed, 916 insertions(+) create mode 100644 Documentation/devicetree/bindings/cache/sifive,pl2cache.yaml create mode 100644 drivers/perf/sifive_pl2_pmu.c create mode 100644 drivers/soc/sifive/sifive_pl2.h create mode 100644 drivers/soc/sifive/sifive_pl2_cache.c -- 2.40.1