From: Andrew Davis <afd@ti.com>
To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>, Dhruva Gole <d-gole@ti.com>
Cc: <linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
Andrew Davis <afd@ti.com>
Subject: [PATCH v3 06/13] arm64: dts: ti: k3-j7200: Enable OSPI nodes at the board level
Date: Wed, 9 Aug 2023 19:38:07 -0500 [thread overview]
Message-ID: <20230810003814.85450-7-afd@ti.com> (raw)
In-Reply-To: <20230810003814.85450-1-afd@ti.com>
OSPI nodes defined in the top-level J7200 SoC dtsi files are incomplete
and may not be functional unless they are extended with pinmux and
device information.
As the attached OSPI device is only known about at the board integration
level, these nodes should only be enabled when provided with this
information.
Disable the OSPI nodes in the dtsi files and only enable the ones that
are actually pinned out on a given board.
Signed-off-by: Andrew Davis <afd@ti.com>
Reviewed-by: Dhruva Gole <d-gole@ti.com>
---
arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 1 +
arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi | 1 +
2 files changed, 2 insertions(+)
diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi
index ee7860913c387..571eb0e2eac92 100644
--- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi
@@ -544,6 +544,7 @@ ospi0: spi@47040000 {
power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>;
#address-cells = <1>;
#size-cells = <0>;
+ status = "disabled";
};
};
diff --git a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
index b37f4f88ece4f..5a300d4c8ba03 100644
--- a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
@@ -267,6 +267,7 @@ eeprom@50 {
};
&ospi0 {
+ status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;
--
2.39.2
next prev parent reply other threads:[~2023-08-10 0:38 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-10 0:38 [PATCH v3 00/13] Another round of K3 DTSI disables Andrew Davis
2023-08-10 0:38 ` [PATCH v3 01/13] arm64: dts: ti: k3-j721e: Enable SDHCI nodes at the board level Andrew Davis
2023-08-10 0:38 ` [PATCH v3 02/13] arm64: dts: ti: k3-j7200: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 03/13] arm64: dts: ti: k3-j721s2: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 04/13] arm64: dts: ti: k3-am65: Enable OSPI " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 05/13] arm64: dts: ti: k3-j721e: " Andrew Davis
2023-08-10 0:38 ` Andrew Davis [this message]
2023-08-10 0:38 ` [PATCH v3 07/13] arm64: dts: ti: k3-am64: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 08/13] arm64: dts: ti: k3-j721e: Enable GPIO " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 09/13] arm64: dts: ti: k3-j721s2: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 10/13] arm64: dts: ti: k3-j7200: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 11/13] arm64: dts: ti: k3-j721e: Enable TSCADC " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 12/13] arm64: dts: ti: k3-am65: " Andrew Davis
2023-08-10 0:38 ` [PATCH v3 13/13] arm64: dts: ti: k3-am64: " Andrew Davis
2023-08-10 5:22 ` [PATCH v3 00/13] Another round of K3 DTSI disables Nishanth Menon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230810003814.85450-7-afd@ti.com \
--to=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=d-gole@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh+dt@kernel.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).