* [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board
@ 2023-09-19 8:35 Alexander Shiyan
2023-09-19 8:35 ` [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support Alexander Shiyan
2023-09-19 9:08 ` [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Conor Dooley
0 siblings, 2 replies; 6+ messages in thread
From: Alexander Shiyan @ 2023-09-19 8:35 UTC (permalink / raw)
To: linux-arm-kernel
Cc: linux-stm32, devicetree, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Maxime Coquelin, Alexandre Torgue, Alexander Shiyan
Add new entry for MYD-YA151C-T development board.
Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
---
Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
index 4bf28e717a56..5252b9108ddc 100644
--- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
+++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
@@ -140,6 +140,11 @@ properties:
- const: engicam,microgea-stm32mp1
- const: st,stm32mp157
+ - description: MyirTech MYD-YA15XC-T SoM based Boards
+ items:
+ - const: myir,myd-ya151c-t # MYIR MYD-YA151C-T STM32MP151C
+ - const: st,stm32mp151
+
- description: Octavo OSD32MP15x System-in-Package based boards
items:
- enum:
--
2.39.1
^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support
2023-09-19 8:35 [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Alexander Shiyan
@ 2023-09-19 8:35 ` Alexander Shiyan
2023-09-22 9:26 ` Alexandre TORGUE
2023-09-19 9:08 ` [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Conor Dooley
1 sibling, 1 reply; 6+ messages in thread
From: Alexander Shiyan @ 2023-09-19 8:35 UTC (permalink / raw)
To: linux-arm-kernel
Cc: linux-stm32, devicetree, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Maxime Coquelin, Alexandre Torgue, Alexander Shiyan
Add support for the MyirTech SoM-based MYD-YA151C-T development board.
General features:
- STM32MP151C
- 256MB RAM
- 2xUSB HOST
- USB-C OTG
- Gigabit ethernet
- UART
- Boot from NAND, eMMC, SD
Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
---
arch/arm/boot/dts/st/Makefile | 1 +
.../dts/st/stm32mp151c-myir-myd-ya151c-t.dts | 460 ++++++++++++++++++
.../dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi | 346 +++++++++++++
3 files changed, 807 insertions(+)
create mode 100644 arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
create mode 100644 arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
diff --git a/arch/arm/boot/dts/st/Makefile b/arch/arm/boot/dts/st/Makefile
index 44b264c399ec..9a507f87f562 100644
--- a/arch/arm/boot/dts/st/Makefile
+++ b/arch/arm/boot/dts/st/Makefile
@@ -33,6 +33,7 @@ dtb-$(CONFIG_ARCH_STM32) += \
stm32mp151a-prtt1c.dtb \
stm32mp151a-prtt1s.dtb \
stm32mp151a-dhcor-testbench.dtb \
+ stm32mp151c-myir-myd-ya151c-t.dtb \
stm32mp153c-dhcom-drc02.dtb \
stm32mp153c-dhcor-drc-compact.dtb \
stm32mp157a-avenger96.dtb \
diff --git a/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts b/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
new file mode 100644
index 000000000000..811ce394b8c6
--- /dev/null
+++ b/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
@@ -0,0 +1,460 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/* SPDX-FileCopyrightText: Alexander Shiyan, <shc_work@mail.ru> */
+
+/dts-v1/;
+
+#include <dt-bindings/net/qca-ar803x.h>
+
+#include "stm32mp151.dtsi"
+#include "stm32mp15xc-myir-myc-ya15xc-t.dtsi"
+
+/ {
+ model = "MYIR MYD-YA151C-T";
+ compatible = "myir,myd-ya151c-t", "st,stm32mp151";
+
+ aliases {
+ ethernet0 = ðernet0;
+ i2c1 = &i2c2;
+ serial0 = &uart4;
+ };
+
+ chosen {
+ stdout-path = "serial0:115200n8";
+ };
+
+ backlight: backlight {
+ compatible = "pwm-backlight";
+ pwms = <&pwm2 0 100000 0>;
+ brightness-levels = <0 255>;
+ num-interpolated-steps = <256>;
+ default-brightness-level = <255>;
+ };
+
+ panel: panel {
+ compatible = "innolux,at070tn92";
+ backlight = <&backlight>;
+ enable-gpios = <&gpioi 3 (GPIO_ACTIVE_HIGH | GPIO_PUSH_PULL)>;
+ power-supply = <&vdd_3v3>;
+
+ port {
+ panel_in: endpoint {
+ remote-endpoint = <<dc_out>;
+ };
+ };
+ };
+
+ vin: regulator-vin {
+ compatible = "regulator-fixed";
+ regulator-name = "vin";
+ regulator-min-microvolt = <5000000>;
+ regulator-max-microvolt = <5000000>;
+ regulator-always-on;
+ };
+
+ vdd_3v3: regulator-vdd-3v3 {
+ compatible = "regulator-fixed";
+ regulator-name = "vdd_3v3";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-always-on;
+ vin-supply = <&v3v3>;
+ };
+};
+
+&leds {
+ led_live: led-live {
+ label = "board:live";
+ color = <LED_COLOR_ID_BLUE>;
+ default-state = "off";
+ function = LED_FUNCTION_HEARTBEAT;
+ gpios = <&extgpio 4 GPIO_ACTIVE_LOW>;
+ linux,default-trigger = LED_FUNCTION_HEARTBEAT;
+ panic-indicator;
+ };
+};
+
+&vin_som {
+ vin-supply = <&vin>;
+};
+
+&i2c2 {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&i2c2_pins &i2c2_pins_z>;
+ pinctrl-1 = <&i2c2_sleep_pins &i2c2_sleep_pins_z>;
+ clock-frequency = <400000>;
+ status = "okay";
+
+ extgpio: gpio@20 {
+ compatible = "nxp,pcf8575";
+ reg = <0x20>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ };
+
+ typec: usb@28 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&stusb1600_pins>;
+ compatible = "st,stusb1600";
+ reg = <0x28>;
+ interrupt-parent = <&gpioa>;
+ interrupts = <10 IRQ_TYPE_EDGE_FALLING>;
+ vdd-supply = <&vin>;
+ vsys-supply = <&vdd_3v3>;
+
+ connector {
+ compatible = "usb-c-connector";
+ label = "USB-C";
+ data-role = "dual";
+ power-role = "dual";
+ typec-power-opmode = "default";
+
+ port {
+ typec_ep: endpoint {
+ remote-endpoint = <&usbotg_hs_ep>;
+ };
+ };
+ };
+ };
+
+ rx8025: rtc@32 {
+ compatible = "epson,rx8025";
+ reg = <0x32>;
+ };
+};
+
+ðernet0 {
+ pinctrl-0 = <ðernet0_rgmii_pins_a>;
+ pinctrl-1 = <ðernet0_rgmii_sleep_pins_a>;
+ pinctrl-names = "default", "sleep";
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-id";
+ max-speed = <1000>;
+ nvmem-cells = <&macaddr0>;
+ nvmem-cell-names = "mac-address";
+ status = "okay";
+
+ mdio {
+ compatible = "snps,dwmac-mdio";
+ reset-gpios = <&gpiog 3 (GPIO_ACTIVE_LOW | GPIO_PUSH_PULL)>;
+ reset-delay-us = <10000>;
+ reset-post-delay-us = <2000>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ phy0: phy@6 {
+ reg = <6>;
+ qca,clk-out-frequency = <125000000>;
+ qca,clk-out-strength = <AR803X_STRENGTH_FULL>;
+ };
+ };
+};
+
+<dc {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <<dc_pins>;
+ pinctrl-1 = <<dc_sleep_pins>;
+ status = "okay";
+
+ port {
+ ltdc_out: endpoint {
+ remote-endpoint = <&panel_in>;
+ };
+ };
+};
+
+&sai1 {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&sai1_pins>;
+ pinctrl-1 = <&sai1_sleep_pins>;
+ clocks = <&rcc SAI1>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
+ clock-names = "pclk", "x8k", "x11k";
+ status = "okay";
+};
+
+&sdmmc1 {
+ pinctrl-names = "default", "opendrain", "sleep";
+ pinctrl-0 = <&sdmmc1_b4_pins_a>;
+ pinctrl-1 = <&sdmmc1_b4_od_pins_a>;
+ pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
+ cd-gpios = <&gpioa 3 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
+ disable-wp;
+ st,neg-edge;
+ vmmc-supply = <&vdd>;
+ status = "okay";
+};
+
+&spi5 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&spi5_pins>;
+ cs-gpios = <&gpioh 5 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>,
+ <&gpiof 13 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
+ status = "okay";
+};
+
+&timers2 {
+ status = "okay";
+
+ pwm2: pwm {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&tim2_pwm_pins>;
+ pinctrl-1 = <&tim2_pwm_sleep_pins>;
+ status = "okay";
+ };
+};
+
+&uart4 {
+ pinctrl-names = "default", "sleep", "idle";
+ pinctrl-0 = <&uart4_pins>;
+ pinctrl-1 = <&uart4_sleep_pins>;
+ pinctrl-2 = <&uart4_idle_pins>;
+ status = "okay";
+};
+
+&usbh_ehci {
+ phys = <&usbphyc_port0>;
+ phy-names = "usb";
+ status = "okay";
+};
+
+&usbotg_hs {
+ phys = <&usbphyc_port1 0>;
+ phy-names = "usb2-phy";
+ usb-role-switch;
+ vbus-supply = <&vbus_otg>;
+ status = "okay";
+
+ port {
+ usbotg_hs_ep: endpoint {
+ remote-endpoint = <&typec_ep>;
+ };
+ };
+};
+
+&usbphyc {
+ status = "okay";
+};
+
+&usbphyc_port0 {
+ phy-supply = <&vdd_usb>;
+ st,tune-hs-dc-level = <2>;
+ st,enable-fs-rftime-tuning;
+ st,enable-hs-rftime-reduction;
+ st,trim-hs-current = <15>;
+ st,trim-hs-impedance = <1>;
+ st,tune-squelch-level = <3>;
+ st,tune-hs-rx-offset = <2>;
+ st,no-lsfs-sc;
+
+ connector {
+ compatible = "usb-a-connector";
+ vbus-supply = <&vin>;
+ };
+};
+
+&usbphyc_port1 {
+ phy-supply = <&vdd_usb>;
+ st,tune-hs-dc-level = <2>;
+ st,enable-fs-rftime-tuning;
+ st,enable-hs-rftime-reduction;
+ st,trim-hs-current = <15>;
+ st,trim-hs-impedance = <1>;
+ st,tune-squelch-level = <3>;
+ st,tune-hs-rx-offset = <2>;
+ st,no-lsfs-sc;
+};
+
+&pinctrl {
+ i2c2_pins: i2c2-0 {
+ pins {
+ pinmux = <STM32_PINMUX('H', 4, AF4)>; /* I2C2_SCL */
+ bias-disable;
+ drive-open-drain;
+ slew-rate = <0>;
+ };
+ };
+
+ i2c2_sleep_pins: i2c2-sleep-0 {
+ pins {
+ pinmux = <STM32_PINMUX('H', 4, ANALOG)>; /* I2C2_SCL */
+ };
+ };
+
+ ltdc_pins: ltdc-0 {
+ pins {
+ pinmux = <STM32_PINMUX('G', 7, AF14)>, /* LCD_CLK */
+ <STM32_PINMUX('I', 10, AF14)>, /* LCD_HSYNC */
+ <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */
+ <STM32_PINMUX('E', 13, AF14)>, /* LCD_DE */
+ <STM32_PINMUX('H', 2, AF14)>, /* LCD_R0 */
+ <STM32_PINMUX('H', 3, AF14)>, /* LCD_R1 */
+ <STM32_PINMUX('H', 8, AF14)>, /* LCD_R2 */
+ <STM32_PINMUX('H', 9, AF14)>, /* LCD_R3 */
+ <STM32_PINMUX('H', 10, AF14)>, /* LCD_R4 */
+ <STM32_PINMUX('H', 11, AF14)>, /* LCD_R5 */
+ <STM32_PINMUX('H', 12, AF14)>, /* LCD_R6 */
+ <STM32_PINMUX('E', 15, AF14)>, /* LCD_R7 */
+ <STM32_PINMUX('E', 14, AF14)>, /* LCD_G0 */
+ <STM32_PINMUX('E', 6, AF14)>, /* LCD_G1 */
+ <STM32_PINMUX('H', 13, AF14)>, /* LCD_G2 */
+ <STM32_PINMUX('H', 14, AF14)>, /* LCD_G3 */
+ <STM32_PINMUX('H', 15, AF14)>, /* LCD_G4 */
+ <STM32_PINMUX('I', 0, AF14)>, /* LCD_G5 */
+ <STM32_PINMUX('I', 1, AF14)>, /* LCD_G6 */
+ <STM32_PINMUX('I', 2, AF14)>, /* LCD_G7 */
+ <STM32_PINMUX('D', 9, AF14)>, /* LCD_B0 */
+ <STM32_PINMUX('G', 12, AF14)>, /* LCD_B1 */
+ <STM32_PINMUX('G', 10, AF14)>, /* LCD_B2 */
+ <STM32_PINMUX('D', 10, AF14)>, /* LCD_B3 */
+ <STM32_PINMUX('I', 4, AF14)>, /* LCD_B4 */
+ <STM32_PINMUX('I', 5, AF14)>, /* LCD_B5 */
+ <STM32_PINMUX('I', 6, AF14)>, /* LCD_B6 */
+ <STM32_PINMUX('I', 7, AF14)>; /* LCD_B7 */
+ bias-disable;
+ drive-push-pull;
+ slew-rate = <1>;
+ };
+ };
+
+ ltdc_sleep_pins: ltdc-sleep-0 {
+ pins {
+ pinmux = <STM32_PINMUX('G', 7, ANALOG)>, /* LCD_CLK */
+ <STM32_PINMUX('I', 10, ANALOG)>, /* LCD_HSYNC */
+ <STM32_PINMUX('I', 9, ANALOG)>, /* LCD_VSYNC */
+ <STM32_PINMUX('E', 13, ANALOG)>, /* LCD_DE */
+ <STM32_PINMUX('H', 2, ANALOG)>, /* LCD_R0 */
+ <STM32_PINMUX('H', 3, ANALOG)>, /* LCD_R1 */
+ <STM32_PINMUX('H', 8, ANALOG)>, /* LCD_R2 */
+ <STM32_PINMUX('H', 9, ANALOG)>, /* LCD_R3 */
+ <STM32_PINMUX('H', 10, ANALOG)>, /* LCD_R4 */
+ <STM32_PINMUX('H', 11, ANALOG)>, /* LCD_R5 */
+ <STM32_PINMUX('H', 12, ANALOG)>, /* LCD_R6 */
+ <STM32_PINMUX('E', 15, ANALOG)>, /* LCD_R7 */
+ <STM32_PINMUX('E', 14, ANALOG)>, /* LCD_G0 */
+ <STM32_PINMUX('E', 6, ANALOG)>, /* LCD_G1 */
+ <STM32_PINMUX('H', 13, ANALOG)>, /* LCD_G2 */
+ <STM32_PINMUX('H', 14, ANALOG)>, /* LCD_G3 */
+ <STM32_PINMUX('H', 15, ANALOG)>, /* LCD_G4 */
+ <STM32_PINMUX('I', 0, ANALOG)>, /* LCD_G5 */
+ <STM32_PINMUX('I', 1, ANALOG)>, /* LCD_G6 */
+ <STM32_PINMUX('I', 2, ANALOG)>, /* LCD_G7 */
+ <STM32_PINMUX('D', 9, ANALOG)>, /* LCD_B0 */
+ <STM32_PINMUX('G', 12, ANALOG)>, /* LCD_B1 */
+ <STM32_PINMUX('G', 10, ANALOG)>, /* LCD_B2 */
+ <STM32_PINMUX('D', 10, ANALOG)>, /* LCD_B3 */
+ <STM32_PINMUX('I', 4, ANALOG)>, /* LCD_B4 */
+ <STM32_PINMUX('I', 5, ANALOG)>, /* LCD_B5 */
+ <STM32_PINMUX('I', 6, ANALOG)>, /* LCD_B6 */
+ <STM32_PINMUX('I', 7, ANALOG)>; /* LCD_B7 */
+ };
+ };
+
+ sai1_pins: sai1-0 {
+ pins1 {
+ pinmux = <STM32_PINMUX('B', 2, AF6)>, /* SAI1_SD_A */
+ <STM32_PINMUX('F', 8, AF6)>, /* SAI1_SCK_B */
+ <STM32_PINMUX('F', 9, AF6)>, /* SAI1_FS_B */
+ <STM32_PINMUX('F', 7, AF6)>; /* SAI1_MCLK_B */
+ slew-rate = <0>;
+ drive-push-pull;
+ bias-disable;
+ };
+ pins2 {
+ pinmux = <STM32_PINMUX('F', 6, AF6)>; /* SAI1_SD_B */
+ bias-disable;
+ };
+ };
+
+ sai1_sleep_pins: sai1-sleep-0 {
+ pins {
+ pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* SAI1_SD_A */
+ <STM32_PINMUX('F', 8, ANALOG)>, /* SAI1_SCK_B */
+ <STM32_PINMUX('F', 9, ANALOG)>, /* SAI1_FS_B */
+ <STM32_PINMUX('F', 7, ANALOG)>, /* SAI1_MCLK_B */
+ <STM32_PINMUX('F', 6, ANALOG)>; /* SAI1_SD_B */
+ };
+ };
+
+ spi5_pins: spi5-0 {
+ pins {
+ pinmux = <STM32_PINMUX('H', 6, AF5)>, /* SPI5_SCK */
+ <STM32_PINMUX('F', 11, AF5)>; /* SPI5_MOSI */
+ bias-disable;
+ drive-push-pull;
+ slew-rate = <1>;
+ };
+ pins2 {
+ pinmux = <STM32_PINMUX('H', 7, AF5)>; /* SPI5_MISO */
+ bias-disable;
+ };
+ };
+
+ stusb1600_pins: stusb1600-0 {
+ pins {
+ pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* STUSB1600 IRQ */
+ bias-pull-up;
+ };
+ };
+
+ tim2_pwm_pins: tim2-pwm-0 {
+ pins {
+ pinmux = <STM32_PINMUX('G', 8, AF1)>; /* TIM2_CH1 */
+ bias-disable;
+ drive-push-pull;
+ slew-rate = <0>;
+ };
+ };
+
+ tim2_pwm_sleep_pins: tim2-pwm-sleep-0 {
+ pins {
+ pinmux = <STM32_PINMUX('G', 8, ANALOG)>; /* TIM2_CH1 */
+ };
+ };
+
+ uart4_pins: uart4-0 {
+ pins1 {
+ pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
+ bias-disable;
+ drive-push-pull;
+ slew-rate = <0>;
+ };
+ pins2 {
+ pinmux = <STM32_PINMUX('A', 11, AF6)>; /* UART4_RX */
+ bias-disable;
+ };
+ };
+
+ uart4_idle_pins: uart4-idle-0 {
+ pins1 {
+ pinmux = <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
+ };
+ pins2 {
+ pinmux = <STM32_PINMUX('A', 11, AF6)>; /* UART4_RX */
+ bias-disable;
+ };
+ };
+
+ uart4_sleep_pins: uart4-sleep-0 {
+ pins1 {
+ pinmux = <STM32_PINMUX('G', 11, ANALOG)>, /* UART4_TX */
+ <STM32_PINMUX('A', 11, ANALOG)>; /* UART4_RX */
+ };
+ };
+};
+
+&pinctrl_z {
+ i2c2_pins_z: i2c2-0 {
+ pins {
+ pinmux = <STM32_PINMUX('Z', 7, AF3)>; /* I2C2_SDA */
+ bias-disable;
+ drive-open-drain;
+ slew-rate = <0>;
+ };
+ };
+
+ i2c2_sleep_pins_z: i2c2-sleep-0 {
+ pins {
+ pinmux = <STM32_PINMUX('Z', 7, ANALOG)>; /* I2C2_SDA */
+ };
+ };
+};
diff --git a/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi b/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
new file mode 100644
index 000000000000..ec200ea394f7
--- /dev/null
+++ b/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
@@ -0,0 +1,346 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/* SPDX-FileCopyrightText: Alexander Shiyan, <shc_work@mail.ru> */
+
+#include "stm32mp15-pinctrl.dtsi"
+#include "stm32mp15xxac-pinctrl.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/leds/common.h>
+#include <dt-bindings/mfd/st,stpmic1.h>
+
+/ {
+ aliases {
+ i2c3 = &i2c4;
+ };
+
+ memory@c0000000 {
+ device_type = "memory";
+ reg = <0xc0000000 0x10000000>;
+ };
+
+ reserved-memory {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges;
+
+ mcuram2: mcuram2@10000000 {
+ compatible = "shared-dma-pool";
+ reg = <0x10000000 0x40000>;
+ no-map;
+ };
+
+ vdev0vring0: vdev0vring0@10040000 {
+ compatible = "shared-dma-pool";
+ reg = <0x10040000 0x1000>;
+ no-map;
+ };
+
+ vdev0vring1: vdev0vring1@10041000 {
+ compatible = "shared-dma-pool";
+ reg = <0x10041000 0x1000>;
+ no-map;
+ };
+
+ vdev0buffer: vdev0buffer@10042000 {
+ compatible = "shared-dma-pool";
+ reg = <0x10042000 0x4000>;
+ no-map;
+ };
+
+ mcuram: mcuram@30000000 {
+ compatible = "shared-dma-pool";
+ reg = <0x30000000 0x40000>;
+ no-map;
+ };
+
+ retram: retram@38000000 {
+ compatible = "shared-dma-pool";
+ reg = <0x38000000 0x10000>;
+ no-map;
+ };
+
+ optee: optee@de000000 {
+ reg = <0xde000000 0x02000000>;
+ no-map;
+ };
+ };
+
+ vin_som: regulator-vin-som {
+ compatible = "regulator-fixed";
+ regulator-name = "vin_som";
+ regulator-min-microvolt = <5000000>;
+ regulator-max-microvolt = <5000000>;
+ regulator-always-on;
+ };
+
+ leds: leds {
+ compatible = "gpio-leds";
+
+ led_cpu: led-cpu {
+ label = "som:cpu";
+ color = <LED_COLOR_ID_BLUE>;
+ default-state = "off";
+ function = LED_FUNCTION_CPU;
+ gpios = <&gpioa 13 (GPIO_ACTIVE_LOW | GPIO_PUSH_PULL)>;
+ linux,default-trigger = LED_FUNCTION_CPU;
+ };
+ };
+};
+
+&cpu0 {
+ cpu-supply = <&vddcore>;
+};
+
+&dts {
+ status = "okay";
+};
+
+&fmc {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&fmc_pins_a>;
+ pinctrl-1 = <&fmc_sleep_pins_a>;
+ status = "okay";
+
+ nand-controller@4,0 {
+ status = "okay";
+
+ nand@0 {
+ reg = <0>;
+ nand-on-flash-bbt;
+ nand-ecc-strength = <4>;
+ nand-ecc-step-size = <512>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ nand_parts: partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ partition@0 {
+ label = "fsbl1";
+ reg = <0x0 0x80000>;
+ };
+
+ partition@80000 {
+ label = "fsbl2";
+ reg = <0x80000 0x80000>;
+ };
+
+ partition@100000 {
+ label = "matadata1";
+ reg = <0x100000 0x80000>;
+ };
+
+ partition@180000 {
+ label = "matadata2";
+ reg = <0x180000 0x80000>;
+ };
+
+ partition@200000 {
+ label = "fip-a1";
+ reg = <0x200000 0x400000>;
+ };
+
+ partition@600000 {
+ label = "fip-a2";
+ reg = <0x600000 0x400000>;
+ };
+
+ partition@a00000 {
+ label = "fip-b1";
+ reg = <0xa00000 0x400000>;
+ };
+
+ partition@e00000 {
+ label = "fip-b2";
+ reg = <0xe00000 0x400000>;
+ };
+
+ partition@1200000 {
+ label = "system";
+ reg = <0x01200000 0>;
+ };
+ };
+ };
+ };
+};
+
+&i2c4 {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&i2c4_pins_a>;
+ pinctrl-1 = <&i2c4_sleep_pins_a>;
+ clock-frequency = <400000>;
+ status = "okay";
+
+ pmic: pmic@33 {
+ compatible = "st,stpmic1";
+ reg = <0x33>;
+ interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+
+ regulators {
+ compatible = "st,stpmic1-regulators";
+ buck1-supply = <&vin_som>;
+ buck2-supply = <&vin_som>;
+ buck3-supply = <&vin_som>;
+ buck4-supply = <&vin_som>;
+ ldo1-supply = <&v3v3>;
+ ldo4-supply = <&vin_som>;
+ vref_ddr-supply = <&vin_som>;
+ boost-supply = <&vin_som>;
+ pwr_sw1-supply = <&bst_out>;
+ pwr_sw2-supply = <&bst_out>;
+
+ vddcore: buck1 {
+ regulator-name = "vddcore";
+ regulator-min-microvolt = <1200000>;
+ regulator-max-microvolt = <1350000>;
+ regulator-always-on;
+ regulator-initial-mode = <0>;
+ regulator-over-current-protection;
+ };
+
+ vdd_ddr: buck2 {
+ regulator-name = "vdd_ddr";
+ regulator-min-microvolt = <1350000>;
+ regulator-max-microvolt = <1350000>;
+ regulator-always-on;
+ regulator-initial-mode = <0>;
+ regulator-over-current-protection;
+ };
+
+ vdd: buck3 {
+ regulator-name = "vdd";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-always-on;
+ st,mask-reset;
+ regulator-initial-mode = <0>;
+ regulator-over-current-protection;
+ };
+
+ v3v3: buck4 {
+ regulator-name = "v3v3";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-always-on;
+ regulator-initial-mode = <0>;
+ regulator-over-current-protection;
+ };
+
+ vdda: ldo1 {
+ regulator-name = "vdda";
+ regulator-min-microvolt = <1700000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-always-on;
+ };
+
+ vtt_ddr: ldo3 {
+ regulator-name = "vtt_ddr";
+ regulator-always-on;
+ regulator-over-current-protection;
+ };
+
+ vdd_usb: ldo4 {
+ regulator-name = "vdd_usb";
+ regulator-over-current-protection;
+ };
+
+ vref_ddr: vref_ddr {
+ regulator-name = "vref_ddr";
+ regulator-always-on;
+ };
+
+ bst_out: boost {
+ regulator-name = "bst_out";
+ };
+
+ vbus_otg: pwr_sw1 {
+ regulator-name = "vbus_otg";
+ regulator-active-discharge = <1>;
+ regulator-over-current-protection;
+ };
+
+ vbus_sw: pwr_sw2 {
+ regulator-name = "vbus_sw";
+ regulator-active-discharge = <1>;
+ regulator-over-current-protection;
+ };
+ };
+
+ onkey: onkey {
+ compatible = "st,stpmic1-onkey";
+ interrupts = <IT_PONKEY_F 0>, <IT_PONKEY_R 0>;
+ interrupt-names = "onkey-falling", "onkey-rising";
+ power-off-time-sec = <10>;
+ };
+ };
+
+ eeprom: eeprom@50 {
+ compatible = "atmel,24c32";
+ reg = <0x50>;
+ pagesize = <32>;
+ num-addresses = <8>;
+ wp-gpios = <&gpioa 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ macaddr0: mac-address@90 {
+ reg = <0x90 6>;
+ };
+
+ macaddr1: mac-address@96 {
+ reg = <0x96 6>;
+ };
+ };
+};
+
+&ipcc {
+ status = "okay";
+};
+
+&iwdg2 {
+ timeout-sec = <32>;
+ status = "okay";
+};
+
+&m4_rproc {
+ memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
+ <&vdev0vring1>, <&vdev0buffer>;
+ mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
+ mbox-names = "vq0", "vq1", "shutdown", "detach";
+ interrupt-parent = <&exti>;
+ interrupts = <68 IRQ_TYPE_EDGE_RISING>;
+ status = "okay";
+};
+
+&pwr_regulators {
+ vdd-supply = <&vdd>;
+ vdd_3v3_usbfs-supply = <&vdd_usb>;
+};
+
+&rng1 {
+ status = "okay";
+};
+
+&rtc {
+ status = "okay";
+};
+
+&sdmmc2 {
+ pinctrl-names = "default", "opendrain", "sleep";
+ pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>;
+ pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>;
+ pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>;
+ non-removable;
+ no-sd;
+ no-sdio;
+ st,neg-edge;
+ bus-width = <8>;
+ vmmc-supply = <&v3v3>;
+ vqmmc-supply = <&vdd>;
+ mmc-ddr-3_3v;
+ status = "okay";
+};
--
2.39.1
^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board
2023-09-19 8:35 [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Alexander Shiyan
2023-09-19 8:35 ` [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support Alexander Shiyan
@ 2023-09-19 9:08 ` Conor Dooley
2023-10-06 7:18 ` Alexander Shiyan
1 sibling, 1 reply; 6+ messages in thread
From: Conor Dooley @ 2023-09-19 9:08 UTC (permalink / raw)
To: Alexander Shiyan
Cc: linux-arm-kernel, linux-stm32, devicetree, Rob Herring,
Krzysztof Kozlowski, Conor Dooley, Maxime Coquelin,
Alexandre Torgue
[-- Attachment #1: Type: text/plain, Size: 1276 bytes --]
On Tue, Sep 19, 2023 at 11:35:52AM +0300, Alexander Shiyan wrote:
> Add new entry for MYD-YA151C-T development board.
>
> Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
> ---
> Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> index 4bf28e717a56..5252b9108ddc 100644
> --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> @@ -140,6 +140,11 @@ properties:
> - const: engicam,microgea-stm32mp1
> - const: st,stm32mp157
>
> + - description: MyirTech MYD-YA15XC-T SoM based Boards
> + items:
> + - const: myir,myd-ya151c-t # MYIR MYD-YA151C-T STM32MP151C
> + - const: st,stm32mp151
It appears that this file is sorted by soc part number, which would put
this entry now in the wrong location.
With that changed,
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Thanks,
Conor.
> +
> - description: Octavo OSD32MP15x System-in-Package based boards
> items:
> - enum:
> --
> 2.39.1
>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support
2023-09-19 8:35 ` [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support Alexander Shiyan
@ 2023-09-22 9:26 ` Alexandre TORGUE
0 siblings, 0 replies; 6+ messages in thread
From: Alexandre TORGUE @ 2023-09-22 9:26 UTC (permalink / raw)
To: Alexander Shiyan, linux-arm-kernel
Cc: linux-stm32, devicetree, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Maxime Coquelin
Hi
On 9/19/23 10:35, Alexander Shiyan wrote:
> Add support for the MyirTech SoM-based MYD-YA151C-T development board.
>
> General features:
> - STM32MP151C
> - 256MB RAM
> - 2xUSB HOST
> - USB-C OTG
> - Gigabit ethernet
> - UART
> - Boot from NAND, eMMC, SD
>
> Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
> ---
Running make W=1 st/stm32mp151c-myir-myd-ya151c-t.dtb
I got the following issue:
DTC arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dtb
arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi:107.10-165.5:
Warning (avoid_unnecessary_addr_size):
/soc/memory-controller@58002000/nand-controller@4,0/nand@0: unnecessary
#address-cells/#size-cells without "ranges" or child "reg" property
> arch/arm/boot/dts/st/Makefile | 1 +
> .../dts/st/stm32mp151c-myir-myd-ya151c-t.dts | 460 ++++++++++++++++++
> .../dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi | 346 +++++++++++++
> 3 files changed, 807 insertions(+)
> create mode 100644 arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
> create mode 100644 arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
>
> diff --git a/arch/arm/boot/dts/st/Makefile b/arch/arm/boot/dts/st/Makefile
> index 44b264c399ec..9a507f87f562 100644
> --- a/arch/arm/boot/dts/st/Makefile
> +++ b/arch/arm/boot/dts/st/Makefile
> @@ -33,6 +33,7 @@ dtb-$(CONFIG_ARCH_STM32) += \
> stm32mp151a-prtt1c.dtb \
> stm32mp151a-prtt1s.dtb \
> stm32mp151a-dhcor-testbench.dtb \
> + stm32mp151c-myir-myd-ya151c-t.dtb \
> stm32mp153c-dhcom-drc02.dtb \
> stm32mp153c-dhcor-drc-compact.dtb \
> stm32mp157a-avenger96.dtb \
> diff --git a/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts b/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
> new file mode 100644
> index 000000000000..811ce394b8c6
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp151c-myir-myd-ya151c-t.dts
> @@ -0,0 +1,460 @@
> +// SPDX-License-Identifier: GPL-2.0-or-later
> +/* SPDX-FileCopyrightText: Alexander Shiyan, <shc_work@mail.ru> */
> +
> +/dts-v1/;
> +
> +#include <dt-bindings/net/qca-ar803x.h>
> +
> +#include "stm32mp151.dtsi"
> +#include "stm32mp15xc-myir-myc-ya15xc-t.dtsi"
> +
> +/ {
> + model = "MYIR MYD-YA151C-T";
> + compatible = "myir,myd-ya151c-t", "st,stm32mp151";
> +
> + aliases {
> + ethernet0 = ðernet0;
> + i2c1 = &i2c2;
> + serial0 = &uart4;
> + };
> +
> + chosen {
> + stdout-path = "serial0:115200n8";
> + };
> +
> + backlight: backlight {
> + compatible = "pwm-backlight";
> + pwms = <&pwm2 0 100000 0>;
> + brightness-levels = <0 255>;
> + num-interpolated-steps = <256>;
> + default-brightness-level = <255>;
> + };
> +
> + panel: panel {
> + compatible = "innolux,at070tn92";
> + backlight = <&backlight>;
> + enable-gpios = <&gpioi 3 (GPIO_ACTIVE_HIGH | GPIO_PUSH_PULL)>;
> + power-supply = <&vdd_3v3>;
> +
> + port {
> + panel_in: endpoint {
> + remote-endpoint = <<dc_out>;
> + };
> + };
> + };
> +
> + vin: regulator-vin {
> + compatible = "regulator-fixed";
> + regulator-name = "vin";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + regulator-always-on;
> + };
> +
> + vdd_3v3: regulator-vdd-3v3 {
> + compatible = "regulator-fixed";
> + regulator-name = "vdd_3v3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + vin-supply = <&v3v3>;
> + };
> +};
> +
> +&leds {
> + led_live: led-live {
> + label = "board:live";
> + color = <LED_COLOR_ID_BLUE>;
> + default-state = "off";
> + function = LED_FUNCTION_HEARTBEAT;
> + gpios = <&extgpio 4 GPIO_ACTIVE_LOW>;
> + linux,default-trigger = LED_FUNCTION_HEARTBEAT;
> + panic-indicator;
> + };
> +};
> +
> +&vin_som {
> + vin-supply = <&vin>;
> +};
> +
> +&i2c2 {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&i2c2_pins &i2c2_pins_z>;
> + pinctrl-1 = <&i2c2_sleep_pins &i2c2_sleep_pins_z>;
> + clock-frequency = <400000>;
> + status = "okay";
> +
> + extgpio: gpio@20 {
> + compatible = "nxp,pcf8575";
> + reg = <0x20>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + };
> +
> + typec: usb@28 {
> + pinctrl-names = "default";
> + pinctrl-0 = <&stusb1600_pins>;
> + compatible = "st,stusb1600";
> + reg = <0x28>;
> + interrupt-parent = <&gpioa>;
> + interrupts = <10 IRQ_TYPE_EDGE_FALLING>;
> + vdd-supply = <&vin>;
> + vsys-supply = <&vdd_3v3>;
> +
> + connector {
> + compatible = "usb-c-connector";
> + label = "USB-C";
> + data-role = "dual";
> + power-role = "dual";
> + typec-power-opmode = "default";
> +
> + port {
> + typec_ep: endpoint {
> + remote-endpoint = <&usbotg_hs_ep>;
> + };
> + };
> + };
> + };
> +
> + rx8025: rtc@32 {
> + compatible = "epson,rx8025";
> + reg = <0x32>;
> + };
> +};
> +
> +ðernet0 {
> + pinctrl-0 = <ðernet0_rgmii_pins_a>;
> + pinctrl-1 = <ðernet0_rgmii_sleep_pins_a>;
> + pinctrl-names = "default", "sleep";
> + phy-handle = <&phy0>;
> + phy-mode = "rgmii-id";
> + max-speed = <1000>;
> + nvmem-cells = <&macaddr0>;
> + nvmem-cell-names = "mac-address";
> + status = "okay";
> +
> + mdio {
> + compatible = "snps,dwmac-mdio";
> + reset-gpios = <&gpiog 3 (GPIO_ACTIVE_LOW | GPIO_PUSH_PULL)>;
> + reset-delay-us = <10000>;
> + reset-post-delay-us = <2000>;
> +
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + phy0: phy@6 {
> + reg = <6>;
> + qca,clk-out-frequency = <125000000>;
> + qca,clk-out-strength = <AR803X_STRENGTH_FULL>;
> + };
> + };
> +};
> +
> +<dc {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <<dc_pins>;
> + pinctrl-1 = <<dc_sleep_pins>;
> + status = "okay";
> +
> + port {
> + ltdc_out: endpoint {
> + remote-endpoint = <&panel_in>;
> + };
> + };
> +};
> +
> +&sai1 {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&sai1_pins>;
> + pinctrl-1 = <&sai1_sleep_pins>;
> + clocks = <&rcc SAI1>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
> + clock-names = "pclk", "x8k", "x11k";
> + status = "okay";
> +};
> +
> +&sdmmc1 {
> + pinctrl-names = "default", "opendrain", "sleep";
> + pinctrl-0 = <&sdmmc1_b4_pins_a>;
> + pinctrl-1 = <&sdmmc1_b4_od_pins_a>;
> + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
> + cd-gpios = <&gpioa 3 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> + disable-wp;
> + st,neg-edge;
> + vmmc-supply = <&vdd>;
> + status = "okay";
> +};
> +
> +&spi5 {
> + pinctrl-names = "default";
> + pinctrl-0 = <&spi5_pins>;
> + cs-gpios = <&gpioh 5 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>,
> + <&gpiof 13 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> + status = "okay";
> +};
> +
> +&timers2 {
> + status = "okay";
> +
> + pwm2: pwm {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&tim2_pwm_pins>;
> + pinctrl-1 = <&tim2_pwm_sleep_pins>;
> + status = "okay";
> + };
> +};
> +
> +&uart4 {
> + pinctrl-names = "default", "sleep", "idle";
> + pinctrl-0 = <&uart4_pins>;
> + pinctrl-1 = <&uart4_sleep_pins>;
> + pinctrl-2 = <&uart4_idle_pins>;
> + status = "okay";
> +};
> +
> +&usbh_ehci {
> + phys = <&usbphyc_port0>;
> + phy-names = "usb";
> + status = "okay";
> +};
> +
> +&usbotg_hs {
> + phys = <&usbphyc_port1 0>;
> + phy-names = "usb2-phy";
> + usb-role-switch;
> + vbus-supply = <&vbus_otg>;
> + status = "okay";
> +
> + port {
> + usbotg_hs_ep: endpoint {
> + remote-endpoint = <&typec_ep>;
> + };
> + };
> +};
> +
> +&usbphyc {
> + status = "okay";
> +};
> +
> +&usbphyc_port0 {
> + phy-supply = <&vdd_usb>;
> + st,tune-hs-dc-level = <2>;
> + st,enable-fs-rftime-tuning;
> + st,enable-hs-rftime-reduction;
> + st,trim-hs-current = <15>;
> + st,trim-hs-impedance = <1>;
> + st,tune-squelch-level = <3>;
> + st,tune-hs-rx-offset = <2>;
> + st,no-lsfs-sc;
> +
> + connector {
> + compatible = "usb-a-connector";
> + vbus-supply = <&vin>;
> + };
> +};
> +
> +&usbphyc_port1 {
> + phy-supply = <&vdd_usb>;
> + st,tune-hs-dc-level = <2>;
> + st,enable-fs-rftime-tuning;
> + st,enable-hs-rftime-reduction;
> + st,trim-hs-current = <15>;
> + st,trim-hs-impedance = <1>;
> + st,tune-squelch-level = <3>;
> + st,tune-hs-rx-offset = <2>;
> + st,no-lsfs-sc;
> +};
> +
> +&pinctrl {
> + i2c2_pins: i2c2-0 {
> + pins {
> + pinmux = <STM32_PINMUX('H', 4, AF4)>; /* I2C2_SCL */
> + bias-disable;
> + drive-open-drain;
> + slew-rate = <0>;
> + };
> + };
> +
> + i2c2_sleep_pins: i2c2-sleep-0 {
> + pins {
> + pinmux = <STM32_PINMUX('H', 4, ANALOG)>; /* I2C2_SCL */
> + };
> + };
> +
> + ltdc_pins: ltdc-0 {
> + pins {
> + pinmux = <STM32_PINMUX('G', 7, AF14)>, /* LCD_CLK */
> + <STM32_PINMUX('I', 10, AF14)>, /* LCD_HSYNC */
> + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */
> + <STM32_PINMUX('E', 13, AF14)>, /* LCD_DE */
> + <STM32_PINMUX('H', 2, AF14)>, /* LCD_R0 */
> + <STM32_PINMUX('H', 3, AF14)>, /* LCD_R1 */
> + <STM32_PINMUX('H', 8, AF14)>, /* LCD_R2 */
> + <STM32_PINMUX('H', 9, AF14)>, /* LCD_R3 */
> + <STM32_PINMUX('H', 10, AF14)>, /* LCD_R4 */
> + <STM32_PINMUX('H', 11, AF14)>, /* LCD_R5 */
> + <STM32_PINMUX('H', 12, AF14)>, /* LCD_R6 */
> + <STM32_PINMUX('E', 15, AF14)>, /* LCD_R7 */
> + <STM32_PINMUX('E', 14, AF14)>, /* LCD_G0 */
> + <STM32_PINMUX('E', 6, AF14)>, /* LCD_G1 */
> + <STM32_PINMUX('H', 13, AF14)>, /* LCD_G2 */
> + <STM32_PINMUX('H', 14, AF14)>, /* LCD_G3 */
> + <STM32_PINMUX('H', 15, AF14)>, /* LCD_G4 */
> + <STM32_PINMUX('I', 0, AF14)>, /* LCD_G5 */
> + <STM32_PINMUX('I', 1, AF14)>, /* LCD_G6 */
> + <STM32_PINMUX('I', 2, AF14)>, /* LCD_G7 */
> + <STM32_PINMUX('D', 9, AF14)>, /* LCD_B0 */
> + <STM32_PINMUX('G', 12, AF14)>, /* LCD_B1 */
> + <STM32_PINMUX('G', 10, AF14)>, /* LCD_B2 */
> + <STM32_PINMUX('D', 10, AF14)>, /* LCD_B3 */
> + <STM32_PINMUX('I', 4, AF14)>, /* LCD_B4 */
> + <STM32_PINMUX('I', 5, AF14)>, /* LCD_B5 */
> + <STM32_PINMUX('I', 6, AF14)>, /* LCD_B6 */
> + <STM32_PINMUX('I', 7, AF14)>; /* LCD_B7 */
> + bias-disable;
> + drive-push-pull;
> + slew-rate = <1>;
> + };
> + };
> +
> + ltdc_sleep_pins: ltdc-sleep-0 {
> + pins {
> + pinmux = <STM32_PINMUX('G', 7, ANALOG)>, /* LCD_CLK */
> + <STM32_PINMUX('I', 10, ANALOG)>, /* LCD_HSYNC */
> + <STM32_PINMUX('I', 9, ANALOG)>, /* LCD_VSYNC */
> + <STM32_PINMUX('E', 13, ANALOG)>, /* LCD_DE */
> + <STM32_PINMUX('H', 2, ANALOG)>, /* LCD_R0 */
> + <STM32_PINMUX('H', 3, ANALOG)>, /* LCD_R1 */
> + <STM32_PINMUX('H', 8, ANALOG)>, /* LCD_R2 */
> + <STM32_PINMUX('H', 9, ANALOG)>, /* LCD_R3 */
> + <STM32_PINMUX('H', 10, ANALOG)>, /* LCD_R4 */
> + <STM32_PINMUX('H', 11, ANALOG)>, /* LCD_R5 */
> + <STM32_PINMUX('H', 12, ANALOG)>, /* LCD_R6 */
> + <STM32_PINMUX('E', 15, ANALOG)>, /* LCD_R7 */
> + <STM32_PINMUX('E', 14, ANALOG)>, /* LCD_G0 */
> + <STM32_PINMUX('E', 6, ANALOG)>, /* LCD_G1 */
> + <STM32_PINMUX('H', 13, ANALOG)>, /* LCD_G2 */
> + <STM32_PINMUX('H', 14, ANALOG)>, /* LCD_G3 */
> + <STM32_PINMUX('H', 15, ANALOG)>, /* LCD_G4 */
> + <STM32_PINMUX('I', 0, ANALOG)>, /* LCD_G5 */
> + <STM32_PINMUX('I', 1, ANALOG)>, /* LCD_G6 */
> + <STM32_PINMUX('I', 2, ANALOG)>, /* LCD_G7 */
> + <STM32_PINMUX('D', 9, ANALOG)>, /* LCD_B0 */
> + <STM32_PINMUX('G', 12, ANALOG)>, /* LCD_B1 */
> + <STM32_PINMUX('G', 10, ANALOG)>, /* LCD_B2 */
> + <STM32_PINMUX('D', 10, ANALOG)>, /* LCD_B3 */
> + <STM32_PINMUX('I', 4, ANALOG)>, /* LCD_B4 */
> + <STM32_PINMUX('I', 5, ANALOG)>, /* LCD_B5 */
> + <STM32_PINMUX('I', 6, ANALOG)>, /* LCD_B6 */
> + <STM32_PINMUX('I', 7, ANALOG)>; /* LCD_B7 */
> + };
> + };
> +
> + sai1_pins: sai1-0 {
> + pins1 {
> + pinmux = <STM32_PINMUX('B', 2, AF6)>, /* SAI1_SD_A */
> + <STM32_PINMUX('F', 8, AF6)>, /* SAI1_SCK_B */
> + <STM32_PINMUX('F', 9, AF6)>, /* SAI1_FS_B */
> + <STM32_PINMUX('F', 7, AF6)>; /* SAI1_MCLK_B */
> + slew-rate = <0>;
> + drive-push-pull;
> + bias-disable;
> + };
> + pins2 {
> + pinmux = <STM32_PINMUX('F', 6, AF6)>; /* SAI1_SD_B */
> + bias-disable;
> + };
> + };
> +
> + sai1_sleep_pins: sai1-sleep-0 {
> + pins {
> + pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* SAI1_SD_A */
> + <STM32_PINMUX('F', 8, ANALOG)>, /* SAI1_SCK_B */
> + <STM32_PINMUX('F', 9, ANALOG)>, /* SAI1_FS_B */
> + <STM32_PINMUX('F', 7, ANALOG)>, /* SAI1_MCLK_B */
> + <STM32_PINMUX('F', 6, ANALOG)>; /* SAI1_SD_B */
> + };
> + };
> +
> + spi5_pins: spi5-0 {
> + pins {
> + pinmux = <STM32_PINMUX('H', 6, AF5)>, /* SPI5_SCK */
> + <STM32_PINMUX('F', 11, AF5)>; /* SPI5_MOSI */
> + bias-disable;
> + drive-push-pull;
> + slew-rate = <1>;
> + };
> + pins2 {
> + pinmux = <STM32_PINMUX('H', 7, AF5)>; /* SPI5_MISO */
> + bias-disable;
> + };
> + };
> +
> + stusb1600_pins: stusb1600-0 {
> + pins {
> + pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* STUSB1600 IRQ */
> + bias-pull-up;
> + };
> + };
> +
> + tim2_pwm_pins: tim2-pwm-0 {
> + pins {
> + pinmux = <STM32_PINMUX('G', 8, AF1)>; /* TIM2_CH1 */
> + bias-disable;
> + drive-push-pull;
> + slew-rate = <0>;
> + };
> + };
> +
> + tim2_pwm_sleep_pins: tim2-pwm-sleep-0 {
> + pins {
> + pinmux = <STM32_PINMUX('G', 8, ANALOG)>; /* TIM2_CH1 */
> + };
> + };
> +
> + uart4_pins: uart4-0 {
> + pins1 {
> + pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
> + bias-disable;
> + drive-push-pull;
> + slew-rate = <0>;
> + };
> + pins2 {
> + pinmux = <STM32_PINMUX('A', 11, AF6)>; /* UART4_RX */
> + bias-disable;
> + };
> + };
> +
> + uart4_idle_pins: uart4-idle-0 {
> + pins1 {
> + pinmux = <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
> + };
> + pins2 {
> + pinmux = <STM32_PINMUX('A', 11, AF6)>; /* UART4_RX */
> + bias-disable;
> + };
> + };
> +
> + uart4_sleep_pins: uart4-sleep-0 {
> + pins1 {
> + pinmux = <STM32_PINMUX('G', 11, ANALOG)>, /* UART4_TX */
> + <STM32_PINMUX('A', 11, ANALOG)>; /* UART4_RX */
> + };
> + };
> +};
> +
> +&pinctrl_z {
> + i2c2_pins_z: i2c2-0 {
> + pins {
> + pinmux = <STM32_PINMUX('Z', 7, AF3)>; /* I2C2_SDA */
> + bias-disable;
> + drive-open-drain;
> + slew-rate = <0>;
> + };
> + };
> +
> + i2c2_sleep_pins_z: i2c2-sleep-0 {
> + pins {
> + pinmux = <STM32_PINMUX('Z', 7, ANALOG)>; /* I2C2_SDA */
> + };
> + };
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi b/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
> new file mode 100644
> index 000000000000..ec200ea394f7
> --- /dev/null
> +++ b/arch/arm/boot/dts/st/stm32mp15xc-myir-myc-ya15xc-t.dtsi
> @@ -0,0 +1,346 @@
> +// SPDX-License-Identifier: GPL-2.0-or-later
> +/* SPDX-FileCopyrightText: Alexander Shiyan, <shc_work@mail.ru> */
> +
> +#include "stm32mp15-pinctrl.dtsi"
> +#include "stm32mp15xxac-pinctrl.dtsi"
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/leds/common.h>
> +#include <dt-bindings/mfd/st,stpmic1.h>
> +
> +/ {
> + aliases {
> + i2c3 = &i2c4;
> + };
> +
> + memory@c0000000 {
> + device_type = "memory";
> + reg = <0xc0000000 0x10000000>;
> + };
> +
> + reserved-memory {
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + mcuram2: mcuram2@10000000 {
> + compatible = "shared-dma-pool";
> + reg = <0x10000000 0x40000>;
> + no-map;
> + };
> +
> + vdev0vring0: vdev0vring0@10040000 {
> + compatible = "shared-dma-pool";
> + reg = <0x10040000 0x1000>;
> + no-map;
> + };
> +
> + vdev0vring1: vdev0vring1@10041000 {
> + compatible = "shared-dma-pool";
> + reg = <0x10041000 0x1000>;
> + no-map;
> + };
> +
> + vdev0buffer: vdev0buffer@10042000 {
> + compatible = "shared-dma-pool";
> + reg = <0x10042000 0x4000>;
> + no-map;
> + };
> +
> + mcuram: mcuram@30000000 {
> + compatible = "shared-dma-pool";
> + reg = <0x30000000 0x40000>;
> + no-map;
> + };
> +
> + retram: retram@38000000 {
> + compatible = "shared-dma-pool";
> + reg = <0x38000000 0x10000>;
> + no-map;
> + };
> +
> + optee: optee@de000000 {
> + reg = <0xde000000 0x02000000>;
> + no-map;
> + };
> + };
> +
> + vin_som: regulator-vin-som {
> + compatible = "regulator-fixed";
> + regulator-name = "vin_som";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + regulator-always-on;
> + };
> +
> + leds: leds {
> + compatible = "gpio-leds";
> +
> + led_cpu: led-cpu {
> + label = "som:cpu";
> + color = <LED_COLOR_ID_BLUE>;
> + default-state = "off";
> + function = LED_FUNCTION_CPU;
> + gpios = <&gpioa 13 (GPIO_ACTIVE_LOW | GPIO_PUSH_PULL)>;
> + linux,default-trigger = LED_FUNCTION_CPU;
> + };
> + };
> +};
> +
> +&cpu0 {
> + cpu-supply = <&vddcore>;
> +};
> +
> +&dts {
> + status = "okay";
> +};
> +
> +&fmc {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&fmc_pins_a>;
> + pinctrl-1 = <&fmc_sleep_pins_a>;
> + status = "okay";
> +
> + nand-controller@4,0 {
> + status = "okay";
> +
> + nand@0 {
> + reg = <0>;
> + nand-on-flash-bbt;
> + nand-ecc-strength = <4>;
> + nand-ecc-step-size = <512>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + nand_parts: partitions {
> + compatible = "fixed-partitions";
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + partition@0 {
> + label = "fsbl1";
> + reg = <0x0 0x80000>;
> + };
> +
> + partition@80000 {
> + label = "fsbl2";
> + reg = <0x80000 0x80000>;
> + };
> +
> + partition@100000 {
> + label = "matadata1";
> + reg = <0x100000 0x80000>;
> + };
> +
> + partition@180000 {
> + label = "matadata2";
> + reg = <0x180000 0x80000>;
> + };
> +
> + partition@200000 {
> + label = "fip-a1";
> + reg = <0x200000 0x400000>;
> + };
> +
> + partition@600000 {
> + label = "fip-a2";
> + reg = <0x600000 0x400000>;
> + };
> +
> + partition@a00000 {
> + label = "fip-b1";
> + reg = <0xa00000 0x400000>;
> + };
> +
> + partition@e00000 {
> + label = "fip-b2";
> + reg = <0xe00000 0x400000>;
> + };
> +
> + partition@1200000 {
> + label = "system";
> + reg = <0x01200000 0>;
> + };
> + };
> + };
> + };
> +};
> +
> +&i2c4 {
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&i2c4_pins_a>;
> + pinctrl-1 = <&i2c4_sleep_pins_a>;
> + clock-frequency = <400000>;
> + status = "okay";
> +
> + pmic: pmic@33 {
> + compatible = "st,stpmic1";
> + reg = <0x33>;
> + interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
> + interrupt-controller;
> + #interrupt-cells = <2>;
> +
> + regulators {
> + compatible = "st,stpmic1-regulators";
> + buck1-supply = <&vin_som>;
> + buck2-supply = <&vin_som>;
> + buck3-supply = <&vin_som>;
> + buck4-supply = <&vin_som>;
> + ldo1-supply = <&v3v3>;
> + ldo4-supply = <&vin_som>;
> + vref_ddr-supply = <&vin_som>;
> + boost-supply = <&vin_som>;
> + pwr_sw1-supply = <&bst_out>;
> + pwr_sw2-supply = <&bst_out>;
> +
> + vddcore: buck1 {
> + regulator-name = "vddcore";
> + regulator-min-microvolt = <1200000>;
> + regulator-max-microvolt = <1350000>;
> + regulator-always-on;
> + regulator-initial-mode = <0>;
> + regulator-over-current-protection;
> + };
> +
> + vdd_ddr: buck2 {
> + regulator-name = "vdd_ddr";
> + regulator-min-microvolt = <1350000>;
> + regulator-max-microvolt = <1350000>;
> + regulator-always-on;
> + regulator-initial-mode = <0>;
> + regulator-over-current-protection;
> + };
> +
> + vdd: buck3 {
> + regulator-name = "vdd";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + st,mask-reset;
> + regulator-initial-mode = <0>;
> + regulator-over-current-protection;
> + };
> +
> + v3v3: buck4 {
> + regulator-name = "v3v3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + regulator-initial-mode = <0>;
> + regulator-over-current-protection;
> + };
> +
> + vdda: ldo1 {
> + regulator-name = "vdda";
> + regulator-min-microvolt = <1700000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + };
> +
> + vtt_ddr: ldo3 {
> + regulator-name = "vtt_ddr";
> + regulator-always-on;
> + regulator-over-current-protection;
> + };
> +
> + vdd_usb: ldo4 {
> + regulator-name = "vdd_usb";
> + regulator-over-current-protection;
> + };
> +
> + vref_ddr: vref_ddr {
> + regulator-name = "vref_ddr";
> + regulator-always-on;
> + };
> +
> + bst_out: boost {
> + regulator-name = "bst_out";
> + };
> +
> + vbus_otg: pwr_sw1 {
> + regulator-name = "vbus_otg";
> + regulator-active-discharge = <1>;
> + regulator-over-current-protection;
> + };
> +
> + vbus_sw: pwr_sw2 {
> + regulator-name = "vbus_sw";
> + regulator-active-discharge = <1>;
> + regulator-over-current-protection;
> + };
> + };
> +
> + onkey: onkey {
> + compatible = "st,stpmic1-onkey";
> + interrupts = <IT_PONKEY_F 0>, <IT_PONKEY_R 0>;
> + interrupt-names = "onkey-falling", "onkey-rising";
> + power-off-time-sec = <10>;
> + };
> + };
> +
> + eeprom: eeprom@50 {
> + compatible = "atmel,24c32";
> + reg = <0x50>;
> + pagesize = <32>;
> + num-addresses = <8>;
> + wp-gpios = <&gpioa 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + macaddr0: mac-address@90 {
> + reg = <0x90 6>;
> + };
> +
> + macaddr1: mac-address@96 {
> + reg = <0x96 6>;
> + };
> + };
> +};
> +
> +&ipcc {
> + status = "okay";
> +};
> +
> +&iwdg2 {
> + timeout-sec = <32>;
> + status = "okay";
> +};
> +
> +&m4_rproc {
> + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
> + <&vdev0vring1>, <&vdev0buffer>;
> + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
> + mbox-names = "vq0", "vq1", "shutdown", "detach";
> + interrupt-parent = <&exti>;
> + interrupts = <68 IRQ_TYPE_EDGE_RISING>;
> + status = "okay";
> +};
> +
> +&pwr_regulators {
> + vdd-supply = <&vdd>;
> + vdd_3v3_usbfs-supply = <&vdd_usb>;
> +};
> +
> +&rng1 {
> + status = "okay";
> +};
> +
> +&rtc {
> + status = "okay";
> +};
> +
> +&sdmmc2 {
> + pinctrl-names = "default", "opendrain", "sleep";
> + pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>;
> + pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>;
> + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>;
> + non-removable;
> + no-sd;
> + no-sdio;
> + st,neg-edge;
> + bus-width = <8>;
> + vmmc-supply = <&v3v3>;
> + vqmmc-supply = <&vdd>;
> + mmc-ddr-3_3v;
> + status = "okay";
> +};
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board
2023-09-19 9:08 ` [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Conor Dooley
@ 2023-10-06 7:18 ` Alexander Shiyan
2023-10-06 10:39 ` Conor Dooley
0 siblings, 1 reply; 6+ messages in thread
From: Alexander Shiyan @ 2023-10-06 7:18 UTC (permalink / raw)
To: Conor Dooley
Cc: linux-arm-kernel, linux-stm32, devicetree, Rob Herring,
Krzysztof Kozlowski, Conor Dooley, Maxime Coquelin,
Alexandre Torgue
Hello.
I looked through the entire file and saw that the entries were
sorted by board name and by SOC part number within the board option.
> On Tue, Sep 19, 2023 at 11:35:52AM +0300, Alexander Shiyan wrote:
> > Add new entry for MYD-YA151C-T development board.
...
> > diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > index 4bf28e717a56..5252b9108ddc 100644
> > --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > @@ -140,6 +140,11 @@ properties:
> > - const: engicam,microgea-stm32mp1
> > - const: st,stm32mp157
> >
> > + - description: MyirTech MYD-YA15XC-T SoM based Boards
> > + items:
> > + - const: myir,myd-ya151c-t # MYIR MYD-YA151C-T STM32MP151C
> > + - const: st,stm32mp151
>
> It appears that this file is sorted by soc part number, which would put
> this entry now in the wrong location.
> With that changed,
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board
2023-10-06 7:18 ` Alexander Shiyan
@ 2023-10-06 10:39 ` Conor Dooley
0 siblings, 0 replies; 6+ messages in thread
From: Conor Dooley @ 2023-10-06 10:39 UTC (permalink / raw)
To: Alexander Shiyan
Cc: linux-arm-kernel, linux-stm32, devicetree, Rob Herring,
Krzysztof Kozlowski, Conor Dooley, Maxime Coquelin,
Alexandre Torgue
[-- Attachment #1: Type: text/plain, Size: 1362 bytes --]
On Fri, Oct 06, 2023 at 10:18:30AM +0300, Alexander Shiyan wrote:
> Hello.
> > On Tue, Sep 19, 2023 at 11:35:52AM +0300, Alexander Shiyan wrote:
> > > Add new entry for MYD-YA151C-T development board.
> ...
> > > diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > > index 4bf28e717a56..5252b9108ddc 100644
> > > --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > > +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml
> > > @@ -140,6 +140,11 @@ properties:
> > > - const: engicam,microgea-stm32mp1
> > > - const: st,stm32mp157
> > >
> > > + - description: MyirTech MYD-YA15XC-T SoM based Boards
> > > + items:
> > > + - const: myir,myd-ya151c-t # MYIR MYD-YA151C-T STM32MP151C
> > > + - const: st,stm32mp151
> >
> > It appears that this file is sorted by soc part number, which would put
> > this entry now in the wrong location.
> > With that changed,
> > Acked-by: Conor Dooley <conor.dooley@microchip.com>
> I looked through the entire file and saw that the entries were
> sorted by board name and by SOC part number within the board option.
I must not be reading the same file you are. The one I looked a is
sorted by the SoC compatibles
...mp135
...mp151
...mp153
...mp157
and thereafter by boards.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2023-10-06 10:39 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2023-09-19 8:35 [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Alexander Shiyan
2023-09-19 8:35 ` [PATCH v3 2/2] ARM: dts: stm32: Add MyirTech MYD-YA151C-T development board support Alexander Shiyan
2023-09-22 9:26 ` Alexandre TORGUE
2023-09-19 9:08 ` [PATCH v3 1/2] dt-bindings: stm32: document MYD-YA151C-T development board Conor Dooley
2023-10-06 7:18 ` Alexander Shiyan
2023-10-06 10:39 ` Conor Dooley
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).