From: Rob Herring <robh@kernel.org>
To: Gatien Chevallier <gatien.chevallier@foss.st.com>
Cc: Oleksii_Moisieiev@epam.com, gregkh@linuxfoundation.org,
herbert@gondor.apana.org.au, davem@davemloft.net,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
alexandre.torgue@foss.st.com, vkoul@kernel.org, jic23@kernel.org,
olivier.moysan@foss.st.com, arnaud.pouliquen@foss.st.com,
mchehab@kernel.org, fabrice.gasnier@foss.st.com,
andi.shyti@kernel.org, ulf.hansson@linaro.org,
edumazet@google.com, kuba@kernel.org, pabeni@redhat.com,
hugues.fruchet@foss.st.com, lee@kernel.org, will@kernel.org,
catalin.marinas@arm.com, arnd@kernel.org,
richardcochran@gmail.com, Frank Rowand <frowand.list@gmail.com>,
peng.fan@oss.nxp.com, linux-crypto@vger.kernel.org,
devicetree@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, dmaengine@vger.kernel.org,
linux-i2c@vger.kernel.org, linux-iio@vger.kernel.org,
alsa-devel@alsa-project.org, linux-media@vger.kernel.org,
linux-mmc@vger.kernel.org, netdev@vger.kernel.org,
linux-p hy@lists.infradead.org, linux-serial@vger.kernel.org,
linux-spi@vger.kernel.org, linux-usb@vger.kernel.org
Subject: Re: [PATCH v5 01/11] dt-bindings: document generic access controller
Date: Mon, 2 Oct 2023 12:30:19 -0500 [thread overview]
Message-ID: <20231002173019.GA2037244-robh@kernel.org> (raw)
In-Reply-To: <20230929142852.578394-2-gatien.chevallier@foss.st.com>
On Fri, Sep 29, 2023 at 04:28:42PM +0200, Gatien Chevallier wrote:
> From: Oleksii Moisieiev <Oleksii_Moisieiev@epam.com>
>
> Introducing of the generic access controller bindings for the
> access controller provider and consumer devices. Those bindings are
> intended to allow a better handling of accesses to resources in a
> hardware architecture supporting several compartments.
>
> This patch is based on [1]. It is integrated in this patchset as it
> provides a use-case for it.
>
> Diffs with [1]:
> - Rename feature-domain* properties to access-control* to narrow
> down the scope of the binding
> - YAML errors and typos corrected.
> - Example updated
> - Some rephrasing in the binding description
>
> [1]: https://lore.kernel.org/lkml/0c0a82bb-18ae-d057-562b
>
> Signed-off-by: Oleksii Moisieiev <oleksii_moisieiev@epam.com>
> Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
>
> ---
> Changes in V5:
> - Diffs with [1]
> - Discarded the [IGNORE] tag as the patch is now part of the
> patchset
>
> .../access-controllers/access-controller.yaml | 90 +++++++++++++++++++
> 1 file changed, 90 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/access-controllers/access-controller.yaml
>
> diff --git a/Documentation/devicetree/bindings/access-controllers/access-controller.yaml b/Documentation/devicetree/bindings/access-controllers/access-controller.yaml
> new file mode 100644
> index 000000000000..9d305fccc333
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/access-controllers/access-controller.yaml
> @@ -0,0 +1,90 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/access-controllers/access-controller.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Generic Domain Access Controller
> +
> +maintainers:
> + - Oleksii Moisieiev <oleksii_moisieiev@epam.com>
> +
> +description: |+
> + Common access controllers properties
> +
> + Access controllers are in charge of stating which of the hardware blocks under
> + their responsibility (their domain) can be accesssed by which compartment. A
> + compartment can be a cluster of CPUs (or coprocessors), a range of addresses
> + or a group of hardware blocks. An access controller's domain is the set of
> + resources covered by the access controller.
> +
> + This device tree bindings can be used to bind devices to their access
> + controller provided by access-controller property. In this case, the device is
> + a consumer and the access controller is the provider.
> +
> + An access controller can be represented by any node in the device tree and
> + can provide one or more configuration parameters, needed to control parameters
> + of the consumer device. A consumer node can refer to the provider by phandle
> + and a set of phandle arguments, specified by '#access-controller-cells'
> + property in the access controller node.
> +
> + Access controllers are typically used to set/read the permissions of a
> + hardware block and grant access to it. Any of which depends on the access
> + controller. The capabilities of each access controller are defined by the
> + binding of the access controller device.
> +
> + Each node can be a consumer for the several access controllers.
> +
> +# always select the core schema
> +select: true
> +
> +properties:
> + "#access-controller-cells":
> + $ref: /schemas/types.yaml#/definitions/uint32
Drop. "#.*-cells" already defines the type.
> + description:
> + Number of cells in a access-controller specifier;
> + Can be any value as specified by device tree binding documentation
> + of a particular provider.
> +
> + access-control-provider:
> + description:
> + Indicates that the node is an access controller.
Drop. The presence of "#access-controller-cells" is enough to do that.
> +
> + access-controller-names:
> + $ref: /schemas/types.yaml#/definitions/string-array
> + description:
> + A list of access-controller names, sorted in the same order as
> + access-controller entries. Consumer drivers will use
> + access-controller-names to match with existing access-controller entries.
> +
> + access-controller:
For consistency with other provider bindings: access-controllers
> + $ref: /schemas/types.yaml#/definitions/phandle-array
> + description:
> + A list of access controller specifiers, as defined by the
> + bindings of the access-controller provider.
> +
> +additionalProperties: true
> +
> +examples:
> + - |
> + uart_controller: access-controller@50000 {
> + reg = <0x50000 0x10>;
> + access-control-provider;
> + #access-controller-cells = <2>;
> + };
> +
> + bus_controller: bus@60000 {
> + reg = <0x60000 0x10000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + access-control-provider;
> + #access-controller-cells = <3>;
> +
> + uart4: serial@60100 {
> + reg = <0x60100 0x400>;
> + access-controller = <&uart_controller 1 2>,
> + <&bus_controller 1 3 5>;
> + access-controller-names = "controller", "bus-controller";
Not great names. It should indicate what access is being controlled
locally. Perhaps "reg" for register access, "dma" or "bus" for bus
master access. (Not sure what your uart_controller is controlling access
to.)
Rob
next prev parent reply other threads:[~2023-10-02 17:30 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-29 14:28 [PATCH v5 00/11] Introduce STM32 Firewall framework Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 01/11] dt-bindings: document generic access controller Gatien Chevallier
2023-09-29 15:35 ` Rob Herring
2023-10-02 9:10 ` Gatien CHEVALLIER
2023-10-02 17:30 ` Rob Herring [this message]
2023-10-03 7:45 ` Gatien CHEVALLIER
2023-09-29 14:28 ` [PATCH v5 02/11] dt-bindings: treewide: add access-controller description Gatien Chevallier
2023-09-29 15:35 ` Rob Herring
2023-09-29 14:28 ` [PATCH v5 03/11] dt-bindings: bus: document RIFSC Gatien Chevallier
2023-09-29 15:35 ` Rob Herring
2023-10-02 18:30 ` Rob Herring
2023-10-03 7:57 ` Gatien CHEVALLIER
2023-09-29 14:28 ` [PATCH v5 04/11] dt-bindings: bus: document ETZPC Gatien Chevallier
2023-09-29 15:35 ` Rob Herring
2023-09-29 14:28 ` [PATCH v5 05/11] firewall: introduce stm32_firewall framework Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 06/11] of: property: fw_devlink: Add support for "access-controller" Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 07/11] bus: rifsc: introduce RIFSC firewall controller driver Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 08/11] arm64: dts: st: add RIFSC as an access controller for STM32MP25x boards Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 09/11] bus: etzpc: introduce ETZPC firewall controller driver Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 10/11] ARM: dts: stm32: add ETZPC as a system bus for STM32MP15x boards Gatien Chevallier
2023-09-29 14:28 ` [PATCH v5 11/11] ARM: dts: stm32: add ETZPC as a system bus for STM32MP13x boards Gatien Chevallier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231002173019.GA2037244-robh@kernel.org \
--to=robh@kernel.org \
--cc=Oleksii_Moisieiev@epam.com \
--cc=alexandre.torgue@foss.st.com \
--cc=alsa-devel@alsa-project.org \
--cc=andi.shyti@kernel.org \
--cc=arnaud.pouliquen@foss.st.com \
--cc=arnd@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=dmaengine@vger.kernel.org \
--cc=edumazet@google.com \
--cc=fabrice.gasnier@foss.st.com \
--cc=frowand.list@gmail.com \
--cc=gatien.chevallier@foss.st.com \
--cc=gregkh@linuxfoundation.org \
--cc=herbert@gondor.apana.org.au \
--cc=hugues.fruchet@foss.st.com \
--cc=jic23@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kuba@kernel.org \
--cc=lee@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-i2c@vger.kernel.org \
--cc=linux-iio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mchehab@kernel.org \
--cc=netdev@vger.kernel.org \
--cc=olivier.moysan@foss.st.com \
--cc=pabeni@redhat.com \
--cc=peng.fan@oss.nxp.com \
--cc=richardcochran@gmail.com \
--cc=ulf.hansson@linaro.org \
--cc=vkoul@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).