From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net [23.128.96.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 12CD01DFEA for ; Wed, 11 Oct 2023 11:19:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="PuLNF2Cg" Received: from mail-wm1-x32f.google.com (mail-wm1-x32f.google.com [IPv6:2a00:1450:4864:20::32f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5E131C0 for ; Wed, 11 Oct 2023 04:19:20 -0700 (PDT) Received: by mail-wm1-x32f.google.com with SMTP id 5b1f17b1804b1-4053e6e8ca7so19944495e9.1 for ; Wed, 11 Oct 2023 04:19:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1697023159; x=1697627959; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=g725wX2RCgDIINxrzRtFutbEjhHX5ADwHJWwZC8SBbE=; b=PuLNF2Cg5RGSdpGERBv3QTnAuQcebT4gS1PP3Lo+v3kMyZdfh9YlB9PzmUtELT3qIX bIaRdMUBNQ7RrriKku+PtOfDuZhU1exswKBWbhmRJ2ntejR9kOuVY8q4gMbxWnDwXMla Hx8+OE2uO5tCYln0f+wHbyCuiPAxMTA2qJd2KcfmVsapTHs8venuZLpijWLNJggDZaew D4GkHKoJ4PhhQqIw35LiZtr4O1vtbRhygjTct0p/r+DURwYLb1+j8HlliHTsGXukPGos ovJmBIKJCymVwxE1iooMD1O2DIStwIaIkAJDtcwWHG3LZrJ0OaRqZD0vZDGVzMOe6V32 ENDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697023159; x=1697627959; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=g725wX2RCgDIINxrzRtFutbEjhHX5ADwHJWwZC8SBbE=; b=BxhNlt8oyOsYyMH1PuDE72m00zTappFxLQYMG3hbmiHQ4lzSlNU/uOx62awv/jSpEx vYbR943BN+9t4SpfoGKmPPxcXFWKpSh0Y12ZLRGwR9zgmh5nlRwfZfXkJUazUxUmVXEY Bj+FTrPmiObCMwY6lU5XwEw2q4n5qN6DyQuDgpQcJuXlaYDSQsmnEJcdSYbTYUzAw5/i KrxxzcwkvuQf53uAR0Cpal/Pc2YWPo3/bXnGPKRrzgVU2YK5s3K4hnTmwF1BKz4I1K4G l6OhsB0kxQ5aMz52027Hk28Gz7k29vCjdAxpD229FW/iUiG9bD+ZrWAjXj0NCNqsFM12 S9rQ== X-Gm-Message-State: AOJu0YzVYJ9fLbiOoKiEFk1hxg94Y0uqwIUNWBjUno5Y1WCFFe1CoPHy jT7TOEmXajm2CeWOOrfRvJ52TA== X-Google-Smtp-Source: AGHT+IFgom/TIlAu8EKuMky9Jmmxxz32ca6jsPP6UxfW3Jt+YWoUsDLXeIU0gmICwFa4DCfiE/iZ0g== X-Received: by 2002:a05:600c:450f:b0:405:358c:ba75 with SMTP id t15-20020a05600c450f00b00405358cba75mr18845618wmo.0.1697023158386; Wed, 11 Oct 2023 04:19:18 -0700 (PDT) Received: from carbon-x1.. ([2a01:e0a:999:a3a0:9134:b302:d8b:a200]) by smtp.gmail.com with ESMTPSA id a4-20020a05600c224400b003fe2b081661sm18945715wmm.30.2023.10.11.04.19.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Oct 2023 04:19:18 -0700 (PDT) From: =?UTF-8?q?Cl=C3=A9ment=20L=C3=A9ger?= To: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Cc: =?UTF-8?q?Cl=C3=A9ment=20L=C3=A9ger?= , Palmer Dabbelt , Paul Walmsley , Rob Herring , Krzysztof Kozlowski , Albert Ou , Jonathan Corbet , Andrew Jones , Evan Green , Conor Dooley Subject: [PATCH v1 05/13] riscv: add ISA extension probing for Zfh/Zfhmin Date: Wed, 11 Oct 2023 13:14:30 +0200 Message-ID: <20231011111438.909552-6-cleger@rivosinc.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20231011111438.909552-1-cleger@rivosinc.com> References: <20231011111438.909552-1-cleger@rivosinc.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Add probing for Zvfh/Zfhmin ISA extensions[1]. [1] https://drive.google.com/file/d/1z3tQQLm5ALsAD77PM0l0CHnapxWCeVzP/view Signed-off-by: Clément Léger --- arch/riscv/include/asm/hwcap.h | 2 ++ arch/riscv/kernel/cpufeature.c | 2 ++ 2 files changed, 4 insertions(+) diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h index 4e46981ac6c8..35f00401afc8 100644 --- a/arch/riscv/include/asm/hwcap.h +++ b/arch/riscv/include/asm/hwcap.h @@ -74,6 +74,8 @@ #define RISCV_ISA_EXT_ZVKSH 56 #define RISCV_ISA_EXT_ZVKSG 57 #define RISCV_ISA_EXT_ZVKT 58 +#define RISCV_ISA_EXT_ZFH 59 +#define RISCV_ISA_EXT_ZFHMIN 60 #define RISCV_ISA_EXT_MAX 64 diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c index 859d647f3ced..9ee7814641a4 100644 --- a/arch/riscv/kernel/cpufeature.c +++ b/arch/riscv/kernel/cpufeature.c @@ -171,6 +171,8 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { __RISCV_ISA_EXT_DATA(zifencei, RISCV_ISA_EXT_ZIFENCEI), __RISCV_ISA_EXT_DATA(zihintpause, RISCV_ISA_EXT_ZIHINTPAUSE), __RISCV_ISA_EXT_DATA(zihpm, RISCV_ISA_EXT_ZIHPM), + __RISCV_ISA_EXT_DATA(zfh, RISCV_ISA_EXT_ZFH), + __RISCV_ISA_EXT_DATA(zfhmin, RISCV_ISA_EXT_ZFHMIN), __RISCV_ISA_EXT_DATA(zba, RISCV_ISA_EXT_ZBA), __RISCV_ISA_EXT_DATA(zbb, RISCV_ISA_EXT_ZBB), __RISCV_ISA_EXT_DATA(zbs, RISCV_ISA_EXT_ZBS), -- 2.42.0