From: Varadarajan Narayanan <quic_varada@quicinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: <ilia.lin@kernel.org>, <agross@kernel.org>,
<andersson@kernel.org>, <konrad.dybcio@linaro.org>,
<rafael@kernel.org>, <viresh.kumar@linaro.org>,
<robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>, <mturquette@baylibre.com>,
<sboyd@kernel.org>, <quic_kathirav@quicinc.com>,
<linux-pm@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-clk@vger.kernel.org>
Subject: Re: [PATCH v1 07/10] arm64: dts: qcom: ipq5332: populate the opp table based on the eFuse
Date: Thu, 12 Oct 2023 15:41:20 +0530 [thread overview]
Message-ID: <20231012101119.GA32310@varda-linux.qualcomm.com> (raw)
In-Reply-To: <CAA8EJppJVzjyKjggkmi8uHGSPaHJ2ChsUV4Bfd0yNNDu3R+Kow@mail.gmail.com>
On Thu, Oct 05, 2023 at 10:39:55PM +0300, Dmitry Baryshkov wrote:
> On Thu, 5 Oct 2023 at 17:42, Varadarajan Narayanan
> <quic_varada@quicinc.com> wrote:
> >
> > On Thu, Oct 05, 2023 at 02:39:43PM +0300, Dmitry Baryshkov wrote:
> > > On Thu, 5 Oct 2023 at 12:58, Varadarajan Narayanan
> > > <quic_varada@quicinc.com> wrote:
> > > >
> > > > On Thu, Sep 07, 2023 at 04:59:28PM +0300, Dmitry Baryshkov wrote:
> > > > > On Thu, 7 Sept 2023 at 08:23, Varadarajan Narayanan
> > > > > <quic_varada@quicinc.com> wrote:
> > > > > >
> > > > > > IPQ53xx have different OPPs available for the CPU based on
> > > > > > SoC variant. This can be determined through use of an eFuse
> > > > > > register present in the silicon.
> > > > > >
> > > > > > Add support to read the eFuse and populate the OPPs based on it.
> > > > > >
> > > > > > Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
> > > > > > Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>
> > > > > > ---
> > > > > > arch/arm64/boot/dts/qcom/ipq5332.dtsi | 34 +++++++++++++++++++++++++++++++---
> > > > > > 1 file changed, 31 insertions(+), 3 deletions(-)
> > > > > >
> > > > > > diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi
> > > > > > index 82761ae..3ca3f34 100644
> > > > > > --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi
> > > > > > +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi
> > > > > > @@ -91,11 +91,34 @@
> > > > > > };
> > > > > >
> > > > > > cpu_opp_table: opp-table-cpu {
> > > > > > - compatible = "operating-points-v2";
> > > > > > + compatible = "operating-points-v2-kryo-cpu";
> > > > > > opp-shared;
> > > > > > + nvmem-cells = <&cpu_speed_bin>;
> > > > > > + nvmem-cell-names = "speed_bin";
> > > > > > +
> > > > > > + /*
> > > > > > + * Listed all supported CPU frequencies and opp-supported-hw
> > > > > > + * values to select CPU frequencies based on the limits fused.
> > > > > > + * ------------------------------------------------------------
> > > > > > + * Frequency BIT3 BIT2 BIT1 BIT0 opp-supported-hw
> > > > > > + * 1.0GHz 1.2GHz 1.5GHz No Limit
> > > > > > + * ------------------------------------------------------------
> > > > > > + * 1100000000 1 1 1 1 0xF
> > > > > > + * 1500000000 0 0 1 1 0x3
> > > > > > + * -----------------------------------------------------------
> > > > > > + */
> > > > >
> > > > > This can probably go to the commit message instead.
> > > >
> > > > Ok
> > > >
> > > > > > +
> > > > > > + opp-1100000000 {
> > > > > > + opp-hz = /bits/ 64 <1100000000>;
> > > > >
> > > > > But your table shows 1.0 GHz and 1.2 GHz instead of 1.1 GHz
> > > >
> > > > Will update it.
> > > >
> > > > > > + opp-microvolt = <850000>;
> > > > > > + opp-supported-hw = <0xF>;
> > > > > > + clock-latency-ns = <200000>;
> > > > > > + };
> > > > > >
> > > > > > - opp-1488000000 {
> > > > > > - opp-hz = /bits/ 64 <1488000000>;
> > > > > > + opp-1500000000 {
> > > > > > + opp-hz = /bits/ 64 <1500000000>;
> > > > >
> > > > > So, 1.488 GHz or 1.5 GHz?
> > > >
> > > > 1.5 GHz
> > > >
> > > > > > + opp-microvolt = <950000>;
> > > > >
> > > > > Which regulator is controlled by this microvolt?
> > > >
> > > > Based on the SKU, the XBL sets up the regulator to provide 950000uV
> > > > on CPUs capable of running 1.5G and 850000uV on other SKUs. Linux
> > > > doesn't control it.
> > >
> > > Then why do you need this property here in the first place?
> >
> > I get these errors without this property
> >
> > [ 1.018065] cpu cpu0: opp_parse_microvolt: opp-microvolt missing although OPP managing regulators
>
> But you have said that "Linux doesn't control it" [the regulator]!
Got confused between the ipq9574 and ipq5332 patches.
Have removed and addressed other comments too and
posted v2 - https://lore.kernel.org/linux-arm-msm/cover.1697101543.git.quic_varada@quicinc.com/
Please take a look.
Thanks
Varada
>
> > [ 1.018074] cpu cpu0: _of_add_opp_table_v2: Failed to add OPP, -22
next prev parent reply other threads:[~2023-10-12 10:11 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-07 5:21 [PATCH v1 00/10] Enable cpufreq for IPQ5332 & IPQ9574 Varadarajan Narayanan
2023-09-07 5:21 ` [PATCH v1 01/10] clk: qcom: clk-alpha-pll: introduce stromer plus ops Varadarajan Narayanan
2023-09-07 8:24 ` Konrad Dybcio
2023-09-07 13:39 ` Dmitry Baryshkov
2023-09-29 7:21 ` Varadarajan Narayanan
2023-09-07 5:21 ` [PATCH v1 02/10] clk: qcom: apss-ipq-pll: Use stromer plus ops for stromer plus pll Varadarajan Narayanan
2023-09-07 13:38 ` Dmitry Baryshkov
2023-09-07 5:21 ` [PATCH v1 03/10] clk: qcom: apss-ipq-pll: Fix 'l' value for ipq5332_pll_config Varadarajan Narayanan
2023-09-07 8:25 ` Konrad Dybcio
2023-09-07 13:40 ` Dmitry Baryshkov
2023-09-07 5:21 ` [PATCH v1 04/10] clk: qcom: apss-ipq6018: ipq5332: add safe source switch for a53pll Varadarajan Narayanan
2023-09-07 8:31 ` Konrad Dybcio
2023-09-29 7:32 ` Varadarajan Narayanan
2023-09-29 8:29 ` Dmitry Baryshkov
2023-09-07 8:51 ` kernel test robot
2023-09-07 13:54 ` Dmitry Baryshkov
2023-09-12 8:59 ` Varadarajan Narayanan
2023-09-07 5:21 ` [PATCH v1 05/10] dt-bindings: cpufreq: qcom-cpufreq-nvmem: document IPQ5332 Varadarajan Narayanan
2023-09-07 6:03 ` Krzysztof Kozlowski
2023-09-27 11:24 ` Viresh Kumar
2023-09-07 5:21 ` [PATCH v1 06/10] cpufreq: qti: Enable cpufreq for ipq53xx Varadarajan Narayanan
2023-09-07 8:34 ` Konrad Dybcio
2023-09-07 13:57 ` Dmitry Baryshkov
2023-09-07 15:46 ` Bryan O'Donoghue
2023-09-07 5:21 ` [PATCH v1 07/10] arm64: dts: qcom: ipq5332: populate the opp table based on the eFuse Varadarajan Narayanan
2023-09-07 6:03 ` Krzysztof Kozlowski
2023-09-07 13:59 ` Dmitry Baryshkov
2023-10-05 9:57 ` Varadarajan Narayanan
2023-10-05 11:39 ` Dmitry Baryshkov
2023-10-05 14:42 ` Varadarajan Narayanan
2023-10-05 19:39 ` Dmitry Baryshkov
2023-10-12 10:11 ` Varadarajan Narayanan [this message]
2023-09-07 5:21 ` [PATCH v1 08/10] dt-bindings: cpufreq: qcom-cpufreq-nvmem: document IPQ9574 Varadarajan Narayanan
2023-09-07 6:04 ` Krzysztof Kozlowski
2023-09-27 11:24 ` Viresh Kumar
2023-09-07 5:21 ` [PATCH v1 09/10] cpufreq: qti: Introduce cpufreq for ipq95xx Varadarajan Narayanan
2023-09-07 14:22 ` Dmitry Baryshkov
2023-09-07 5:21 ` [PATCH v1 10/10] arm64: dts: qcom: ipq9574: populate the opp table based on the eFuse Varadarajan Narayanan
2023-09-07 6:03 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231012101119.GA32310@varda-linux.qualcomm.com \
--to=quic_varada@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=ilia.lin@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=quic_kathirav@quicinc.com \
--cc=rafael@kernel.org \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).