From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: martin.petersen@oracle.com
Cc: alim.akhtar@samsung.com, avri.altman@wdc.com, bvanassche@acm.org,
linux-scsi@vger.kernel.org, linux-pm@vger.kernel.org,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
quic_asutoshd@quicinc.com, quic_cang@quicinc.com,
quic_nitirawa@quicinc.com, quic_narepall@quicinc.com,
quic_bhaskarv@quicinc.com, quic_richardp@quicinc.com,
quic_nguyenb@quicinc.com, quic_ziqichen@quicinc.com,
bmasney@redhat.com, krzysztof.kozlowski@linaro.org,
linux-kernel@vger.kernel.org, nm@ti.com, sboyd@kernel.org,
myungjoo.ham@samsung.com, kyungmin.park@samsung.com,
cw00.choi@samsung.com, andersson@kernel.org,
konrad.dybcio@linaro.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
jejb@linux.ibm.com
Subject: Re: [PATCH v7 0/5] UFS: Add OPP support
Date: Mon, 16 Oct 2023 09:29:17 +0530 [thread overview]
Message-ID: <20231016035917.GA39962@thinkpad> (raw)
In-Reply-To: <20231012172129.65172-1-manivannan.sadhasivam@linaro.org>
On Thu, Oct 12, 2023 at 10:51:24PM +0530, Manivannan Sadhasivam wrote:
> Hi,
>
> This series adds OPP (Operating Points) support to UFSHCD driver.
>
> Motivation behind adding OPP support is to scale both clocks as well as
> regulators/performance state dynamically. Currently, UFSHCD just scales
> clock frequency during runtime with the help of "freq-table-hz" property
> defined in devicetree. With the addition of OPP tables in devicetree (as
> done for Qcom SDM845 and SM8250 SoCs in this series) UFSHCD can now scale
> both clocks and performance state of power domain which helps in power
> saving.
>
> For the addition of OPP support to UFSHCD, there are changes required to
> the OPP framework and devfreq drivers. The OPP framework changes are already
> merged and the devfreq change is added in this series.
>
> Credits
> =======
>
> This series is a continuation of previous work by Krzysztof Kozlowski [1].
>
> Testing
> =======
>
> This series is tested on 96Boards RB3 (SDM845 SoC) and RB5 (SM8250 SoC)
> development boards.
>
> Merging Strategy
> ================
>
> Since the devfreq patch got an Ack from the maintainer, either it can be merged
> to scsi tree with rest of the patches or merged separately through devfreq tree.
>
Martin, can you please merge the ufs patches (drivers,bindings) for v6.7? Note
that the devfreq patch already got merged and the above text is outdated (my
bad).
- Mani
> Thanks,
> Mani
>
> [1] https://lore.kernel.org/all/20220513061347.46480-1-krzysztof.kozlowski@linaro.org/
>
> Changes in v7:
>
> * Added missing EXPORT_SYMBOL_GPL() for ufshcd_opp_config_clks() API as reported
> by Alessandro Carminati
>
> Changes in v6:
>
> * Collected tags from Dmitry
> * Fixed bindings issues reported by Krzysztof
>
> Changes in v5:
>
> * Dropped the devfreq patch since it got applied
> * Fixed the bindings issue reported by DT bot
> * Rebased on top of mkp/scsi/for-next
>
> Changes in v4:
>
> * Rebased on top of v6.6-rc3
>
> Changes in v3:
>
> * Rebased on top of linux-next/master tag: next-20230731
> * Dropped the already applied patches (dts, opp binding and framework)
> * Moved the interconnect patches to a separate series:
> https://lore.kernel.org/linux-scsi/20230731145020.41262-1-manivannan.sadhasivam@linaro.org/
> * Moved ufshcd_opp_config_clks() API to ufshcd.c to fix the build failure
> reported by Kbuild bot: https://lore.kernel.org/all/202307210542.KoLHRbU6-lkp@intel.com/
> * Collected Acks
> * v2: https://lore.kernel.org/all/20230720054100.9940-1-manivannan.sadhasivam@linaro.org/
>
> Changes in v2:
>
> * Added more description to the bindings patch 2/15
> * Fixed dev_pm_opp_put() usage in patch 10/15
> * Added a new patch for adding enums for UFS lanes 14/15
> * Changed the icc variables to mem_bw and cfg_bw and used
> the enums for gears and lanes in bw_table
> * Collected review tags
> * Added SCSI list and folks
> * Removed duplicate patches
>
> Krzysztof Kozlowski (2):
> dt-bindings: ufs: common: add OPP table
> arm64: dts: qcom: sdm845: Add OPP table support to UFSHC
>
> Manivannan Sadhasivam (3):
> scsi: ufs: core: Add OPP support for scaling clocks and regulators
> scsi: ufs: host: Add support for parsing OPP
> arm64: dts: qcom: sm8250: Add OPP table support to UFSHC
>
> .../devicetree/bindings/ufs/ufs-common.yaml | 35 +++-
> arch/arm64/boot/dts/qcom/sdm845.dtsi | 42 +++-
> arch/arm64/boot/dts/qcom/sm8250.dtsi | 39 +++-
> drivers/ufs/core/ufshcd.c | 180 ++++++++++++++----
> drivers/ufs/host/ufshcd-pltfrm.c | 78 ++++++++
> include/ufs/ufshcd.h | 7 +
> 6 files changed, 326 insertions(+), 55 deletions(-)
>
> --
> 2.25.1
>
--
மணிவண்ணன் சதாசிவம்
next prev parent reply other threads:[~2023-10-16 3:59 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-12 17:21 [PATCH v7 0/5] UFS: Add OPP support Manivannan Sadhasivam
2023-10-12 17:21 ` [PATCH v7 1/5] dt-bindings: ufs: common: add OPP table Manivannan Sadhasivam
2023-10-12 17:21 ` [PATCH v7 2/5] scsi: ufs: core: Add OPP support for scaling clocks and regulators Manivannan Sadhasivam
2023-10-12 17:21 ` [PATCH v7 3/5] scsi: ufs: host: Add support for parsing OPP Manivannan Sadhasivam
2023-10-12 17:21 ` [PATCH v7 4/5] arm64: dts: qcom: sdm845: Add OPP table support to UFSHC Manivannan Sadhasivam
2023-10-12 17:21 ` [PATCH v7 5/5] arm64: dts: qcom: sm8250: " Manivannan Sadhasivam
[not found] ` <CGME20231205205609eucas1p2609b01ca4e3527e8b5281dec1d92653c@eucas1p2.samsung.com>
2023-12-05 20:56 ` Marek Szyprowski
2023-12-06 4:30 ` Manivannan Sadhasivam
2023-10-16 3:59 ` Manivannan Sadhasivam [this message]
2023-10-17 0:59 ` [PATCH v7 0/5] UFS: Add OPP support Martin K. Petersen
2023-10-25 2:19 ` (subset) " Martin K. Petersen
2023-12-03 4:54 ` Bjorn Andersson
2023-12-04 12:01 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231016035917.GA39962@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=alim.akhtar@samsung.com \
--cc=andersson@kernel.org \
--cc=avri.altman@wdc.com \
--cc=bmasney@redhat.com \
--cc=bvanassche@acm.org \
--cc=conor+dt@kernel.org \
--cc=cw00.choi@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=jejb@linux.ibm.com \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=kyungmin.park@samsung.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-scsi@vger.kernel.org \
--cc=martin.petersen@oracle.com \
--cc=myungjoo.ham@samsung.com \
--cc=nm@ti.com \
--cc=quic_asutoshd@quicinc.com \
--cc=quic_bhaskarv@quicinc.com \
--cc=quic_cang@quicinc.com \
--cc=quic_narepall@quicinc.com \
--cc=quic_nguyenb@quicinc.com \
--cc=quic_nitirawa@quicinc.com \
--cc=quic_richardp@quicinc.com \
--cc=quic_ziqichen@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).