From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A46264503D for ; Thu, 30 Nov 2023 12:10:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="EAlKBklL" Received: by smtp.kernel.org (Postfix) with ESMTPSA id AA446C433C7; Thu, 30 Nov 2023 12:10:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1701346209; bh=p1J/0ikNTrqptbAR2XxBCgc8ltrQEzzWP5Mk8ngM4uI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=EAlKBklLAqdkH4XfzrpRSQIrLiABlL9tt/MeVbnIb25N5Kh5GkeyTVvqRngS7VW83 56sbh5NWaVD3Wq2AtWJ6IwMRMQ2U2M2Ld2DdJWSuz0bRRHzblQij9GC2e8ZuBDqMxC cL2lXI0Klb5jX/fRdTBY0ojRoJcgf2NZf2BupwkaZyOMkscNW+pgjDisw+8YB77/+z q1/DHpUc0U7rBkvwxeuh5W9OVEesDKkQmkiMlD1Ay8jA0K2e9UpQ+86Nk0ZMfuoPd9 tYWm9nL0fjtUfYaiUJuEc9GG8VmkjCXSiDvrX5epaVbCGZf6JZZsSgwtOc9p94rGQL nB0x76x2IGz+g== Date: Thu, 30 Nov 2023 12:10:03 +0000 From: Conor Dooley To: Anup Patel Cc: Inochi Amaoto , Daniel Lezcano , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Chen Wang , Anup Patel , Samuel Holland , Guo Ren , Jisheng Zhang , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: Re: [PATCH v4 1/2] dt-bindings: timer: thead,c900-aclint-mtimer: separate mtime and mtimecmp regs Message-ID: <20231130-laborious-dwarf-6913457466ad@spud> References: <20231130-decibel-passenger-6e932b1ce554@spud> <20231130-shower-award-3cd5f1bba5db@spud> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="/EQWHXVT+7tBrA/1" Content-Disposition: inline In-Reply-To: --/EQWHXVT+7tBrA/1 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Thu, Nov 30, 2023 at 05:18:15PM +0530, Anup Patel wrote: > On Thu, Nov 30, 2023 at 5:15=E2=80=AFPM Conor Dooley w= rote: > > > and add separate "riscv" prefixed DT binding for RISC-V mtimer. > > > > Do you know of any users for a "riscv,mtimer" binding that are not > > covered by existing bindings for the clint? >=20 > Ventana Veyron-v1 implements a mtimer per-cluster (or chiplet) > which is compatible to "riscv,mtimer" (i.e. we have both mtime > and mtimecmp MMIO registers). Okay, thanks. I guess iff veyron-v1 DT support shows up (or other similar devices) we can go ahead with a "riscv,mtimer" binding then. I had thought that you guys were going to be using ACPI though, so I guess the "other similar devices" applies. --/EQWHXVT+7tBrA/1 Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZWh7mwAKCRB4tDGHoIJi 0mnsAPwOJxP1SKjjaIbQZInh5XnG5Ta3y8YxHd/Psl7fzAGd+QEAruMpJX1VXjzE vEq7ApAaXOnfVF9Bhq+Bw7f8pmKZngA= =FDEk -----END PGP SIGNATURE----- --/EQWHXVT+7tBrA/1--