From: Manivannan Sadhasivam <mani@kernel.org>
To: Viresh Kumar <viresh.kumar@linaro.org>
Cc: "Manivannan Sadhasivam" <mani@kernel.org>,
"Krishna chaitanya chundru" <quic_krichai@quicinc.com>,
"Bjorn Andersson" <andersson@kernel.org>,
"Konrad Dybcio" <konrad.dybcio@linaro.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Rob Herring" <robh+dt@kernel.org>,
"Johan Hovold" <johan+linaro@kernel.org>,
"Brian Masney" <bmasney@redhat.com>,
"Georgi Djakov" <djakov@kernel.org>,
linux-arm-msm@vger.kernel.org, vireshk@kernel.org,
quic_vbadigan@quicinc.com, quic_skananth@quicinc.com,
quic_nitegupt@quicinc.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v6 5/6] arm64: dts: qcom: sm8450: Add opp table support to PCIe
Date: Tue, 30 Jan 2024 12:44:49 +0530 [thread overview]
Message-ID: <20240130071449.GG32821@thinkpad> (raw)
In-Reply-To: <20240130061111.eeo2fzaltpbh35sj@vireshk-i7>
On Tue, Jan 30, 2024 at 11:41:11AM +0530, Viresh Kumar wrote:
> On 29-01-24, 21:34, Manivannan Sadhasivam wrote:
> > On Fri, Jan 12, 2024 at 07:52:04PM +0530, Krishna chaitanya chundru wrote:
> > > PCIe needs to choose the appropriate performance state of RPMH power
> > > domain and interconnect bandwidth based up on the PCIe gen speed.
> > >
> > > Add the OPP table support to specify RPMH performance states and
> > > interconnect peak bandwidth.
> > >
> > > Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com>
> > > ---
> > > arch/arm64/boot/dts/qcom/sm8450.dtsi | 74 ++++++++++++++++++++++++++++++++++++
> > > 1 file changed, 74 insertions(+)
> > >
> > > diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi
> > > index 6b1d2e0d9d14..eab85ecaeff0 100644
> > > --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi
> > > +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi
> > > @@ -1827,7 +1827,32 @@ pcie0: pcie@1c00000 {
> > > pinctrl-names = "default";
> > > pinctrl-0 = <&pcie0_default_state>;
> > >
> > > + operating-points-v2 = <&pcie0_opp_table>;
> > > +
> > > status = "disabled";
> > > +
> > > + pcie0_opp_table: opp-table {
> > > + compatible = "operating-points-v2";
> > > +
> > > + opp-2500000 {
> > > + opp-hz = /bits/ 64 <2500000>;
> > > + required-opps = <&rpmhpd_opp_low_svs>;
> > > + opp-peak-kBps = <250000 250000>;
> >
> > This is a question for Viresh: We already have macros in the driver to derive
> > the bandwidth based on link speed. So if OPP core exposes a callback to allow
> > the consumers to set the bw on its own, we can get rid of this entry.
> >
> > Similar to config_clks()/config_regulators(). Is that feasible?
>
> I don't have any issues with a new callback for bw. But, AFAIU, the DT
> is required to represent the hardware irrespective of what any OS
> would do with it. So DT should ideally have these values here, right ?
>
Not necessarily. Because, right now the bandwidth values of the all peripherals
are encoded within the drivers. Only OPP has the requirement to define the
values in DT.
> Also, the driver has already moved away from using those macros now
> and depend on the OPP core to do the right thing. It only uses the
> macro for the cases where the DT OPP table isn't available. And as
> said by few others as well already, the driver really should try to
> add OPPs dynamically in that case to avoid multiple code paths and
> stick to a single OPP based solution.
>
Still I prefer to use OPP for bandwidth control because both the voltage and
bandwidth values need to be updated at the same time. My only point here is, if
OPP exposes a callback for bw, then we can keep the DT behavior consistent.
- Mani
> --
> viresh
--
மணிவண்ணன் சதாசிவம்
next prev parent reply other threads:[~2024-01-30 7:15 UTC|newest]
Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-12 14:21 [PATCH v6 0/6] PCI: qcom: Add support for OPP Krishna chaitanya chundru
2024-01-12 14:22 ` [PATCH v6 1/6] dt-bindings: PCI: qcom: Add interconnects path as required property Krishna chaitanya chundru
2024-01-12 16:55 ` Conor Dooley
2024-01-12 17:12 ` Dmitry Baryshkov
2024-01-12 17:27 ` Conor Dooley
2024-01-19 22:34 ` Rob Herring
2024-01-29 15:22 ` Manivannan Sadhasivam
2024-01-12 14:22 ` [PATCH v6 2/6] arm64: dts: qcom: sm8450: Add interconnect path to PCIe node Krishna chaitanya chundru
2024-01-29 15:24 ` Manivannan Sadhasivam
2024-01-12 14:22 ` [PATCH v6 3/6] PCI: qcom: Add missing icc bandwidth vote for cpu to PCIe path Krishna chaitanya chundru
2024-01-12 15:17 ` Bryan O'Donoghue
2024-01-12 22:33 ` Konrad Dybcio
2024-01-16 10:52 ` Johan Hovold
2024-01-17 9:13 ` Konrad Dybcio
2024-01-16 4:52 ` Krishna Chaitanya Chundru
2024-01-16 10:06 ` Bryan O'Donoghue
2024-01-12 15:30 ` Dmitry Baryshkov
2024-01-16 4:57 ` Krishna Chaitanya Chundru
2024-01-17 6:39 ` Manivannan Sadhasivam
2024-01-29 14:10 ` Krishna Chaitanya Chundru
2024-01-12 15:59 ` Johan Hovold
2024-01-12 22:37 ` Konrad Dybcio
2024-01-16 10:54 ` Johan Hovold
2024-01-16 5:04 ` Krishna Chaitanya Chundru
2024-01-16 10:46 ` Johan Hovold
2024-01-12 16:47 ` Bjorn Helgaas
2024-01-16 5:06 ` Krishna Chaitanya Chundru
2024-01-12 14:22 ` [PATCH v6 4/6] dt-bindings: pci: qcom: Add opp table Krishna chaitanya chundru
2024-01-12 14:22 ` [PATCH v6 5/6] arm64: dts: qcom: sm8450: Add opp table support to PCIe Krishna chaitanya chundru
2024-01-29 16:04 ` Manivannan Sadhasivam
2024-01-30 6:11 ` Viresh Kumar
2024-01-30 7:14 ` Manivannan Sadhasivam [this message]
2024-01-30 8:36 ` Viresh Kumar
2024-01-30 9:48 ` Manivannan Sadhasivam
2024-01-30 9:55 ` Viresh Kumar
2024-01-30 13:16 ` Manivannan Sadhasivam
2024-01-31 5:23 ` Viresh Kumar
2024-01-31 8:46 ` Manivannan Sadhasivam
2024-01-31 10:00 ` Viresh Kumar
2024-02-01 14:45 ` Konrad Dybcio
2024-02-02 7:33 ` Viresh Kumar
2024-02-09 21:14 ` Konrad Dybcio
2024-02-19 7:02 ` Krishna Chaitanya Chundru
2024-02-19 10:28 ` Viresh Kumar
2024-02-19 12:38 ` Manivannan Sadhasivam
2024-01-12 14:22 ` [PATCH v6 6/6] PCI: qcom: Add OPP support to scale performance state of power domain Krishna chaitanya chundru
2024-01-12 15:33 ` Dmitry Baryshkov
2024-01-16 5:17 ` Krishna Chaitanya Chundru
2024-01-16 9:55 ` Dmitry Baryshkov
2024-01-16 11:00 ` Johan Hovold
2024-02-01 11:54 ` Manivannan Sadhasivam
2024-02-01 11:58 ` Dmitry Baryshkov
2024-02-01 12:07 ` Manivannan Sadhasivam
2024-01-12 16:50 ` Bjorn Helgaas
2024-01-16 5:07 ` Krishna Chaitanya Chundru
2024-01-12 22:44 ` Konrad Dybcio
2024-01-16 5:18 ` Krishna Chaitanya Chundru
2024-01-29 16:00 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240130071449.GG32821@thinkpad \
--to=mani@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=djakov@kernel.org \
--cc=johan+linaro@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=quic_krichai@quicinc.com \
--cc=quic_nitegupt@quicinc.com \
--cc=quic_skananth@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=viresh.kumar@linaro.org \
--cc=vireshk@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).