From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40C966AD7; Thu, 7 Mar 2024 03:37:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.156.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709782629; cv=none; b=g0XJQOOgL8hcmr6pGepHk+06WVK/Uir0jf5Lrq+t6EB8gwrhBUfCF2hdEiTkfob3J49JyKbvC2yEbnAzR60XSBtJ0fE9NizzzRNvCnabjOEVY8s1+2+5w8pIuh0WMzxCTvhYpNlpHKdXdG/ObViCKBs9+tPMpUq4PYhNhrXNVi4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709782629; c=relaxed/simple; bh=VGxfFFlhuGwxpDXhIvDkLjCQpZsKg8D5o37etelosQM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FRUbwiBrVNrnNC57jqcS3xEKfXs+Ute3iF44qXc+qn/VgjWwT66w1ajRgyaSDTs2/wpZRgTj/KOE+LBMhhuv5d9C/ps4nwXoIBsANaPRo+QwtV8ZGvyDbf6xNepb7gSoy3ZBYlXtSlTm7IJejB0XqZlLfUY/5wprtvA0h333Cjg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=W/z9FG1B; arc=none smtp.client-ip=67.231.156.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="W/z9FG1B" Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 427129k0031657; Wed, 6 Mar 2024 19:36:50 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= pfpt0220; bh=Cka2JkLyy+Sjb+60bqmd5B03UU2OKDrB7A1HNBu/Sck=; b=W/z 9FG1Be2CO8WU1/AkcOecxQI0qvnAjwCTSmXKI0lf8NNxiokHf3FgsqeSHHRdGz23 HsDxLLwDlo1MgPHfLevBN9SH5YxXeY0ewemuQF5VNgjqxVz6QgMiEfuT9MgKXBIu AnlE/jR7ZAVe76TAqz2RLuEK84i5Ql0cwQxEMoM5z9mn20dH8aNuWDOA5fYuyMuC ib0c9PUVMFMPN81xke6VryPd3aqtUq7FIOoMvRn6CSkOAQ5HGcgave+5+i66MYKn 70QW36mUZFKE8sSYfYvjFy3ZWWp/omZb7p0v+tCft08pmt232D7flxRXdAgkpLPK PpIv9NM7mSui4b6WoqA== Received: from dc6wp-exch02.marvell.com ([4.21.29.225]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3wq3jfrdhb-2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 Mar 2024 19:36:50 -0800 (PST) Received: from DC6WP-EXCH02.marvell.com (10.76.176.209) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Wed, 6 Mar 2024 19:36:42 -0800 Received: from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Wed, 6 Mar 2024 19:36:42 -0800 Received: from virtx40.. (unknown [10.28.34.196]) by maili.marvell.com (Postfix) with ESMTP id 713183F707F; Wed, 6 Mar 2024 19:36:37 -0800 (PST) From: Linu Cherian To: , , , CC: , , , , , , , , , Linu Cherian , Rob Herring Subject: [PATCH v7 1/7] dt-bindings: arm: coresight-tmc: Add "memory-region" property Date: Thu, 7 Mar 2024 09:06:19 +0530 Message-ID: <20240307033625.325058-2-lcherian@marvell.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240307033625.325058-1-lcherian@marvell.com> References: <20240307033625.325058-1-lcherian@marvell.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-GUID: pHaoZlNungT-kRDZLQZ6SqCQvJbJDf3p X-Proofpoint-ORIG-GUID: pHaoZlNungT-kRDZLQZ6SqCQvJbJDf3p X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-06_14,2024-03-06_01,2023-05-22_02 memory-region 0: Reserved trace buffer memory TMC ETR: When available, use this reserved memory region for trace data capture. Same region is used for trace data retention after a panic or watchdog reset. TMC ETF: When available, use this reserved memory region for trace data retention synced from internal SRAM after a panic or watchdog reset. memory-region 1: Reserved meta data memory TMC ETR, ETF: When available, use this memory for register snapshot retention synced from hardware registers after a panic or watchdog reset. Reviewed-by: Rob Herring Signed-off-by: Linu Cherian --- Changelog from v6: * Added new line after memory-region description - suggested by Rob Herring .../bindings/arm/arm,coresight-tmc.yaml | 26 +++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml b/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml index cb8dceaca70e..4787d7c6bac2 100644 --- a/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml +++ b/Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml @@ -101,6 +101,29 @@ properties: and ETF configurations. $ref: /schemas/graph.yaml#/properties/port + memory-region: + items: + - description: Reserved trace buffer memory for ETR and ETF sinks. + For ETR, this reserved memory region is used for trace data capture. + Same region is used for trace data retention as well after a panic + or watchdog reset. + This reserved memory region is used as trace buffer or used for trace + data retention only if specifically selected by the user in sysfs + interface. + The default memory usage models for ETR in sysfs/perf modes are + otherwise unaltered. + + For ETF, this reserved memory region is used by default for + retention of trace data synced from internal SRAM after a panic + or watchdog reset. + - description: Reserved meta data memory. Used for ETR and ETF sinks + for storing metadata. + + memory-region-names: + items: + - const: tracedata + - const: metadata + required: - compatible - reg @@ -115,6 +138,9 @@ examples: etr@20070000 { compatible = "arm,coresight-tmc", "arm,primecell"; reg = <0x20070000 0x1000>; + memory-region = <&etr_trace_mem_reserved>, + <&etr_mdata_mem_reserved>; + memory-region-names = "tracedata", "metadata"; clocks = <&oscclk6a>; clock-names = "apb_pclk"; -- 2.34.1