* [PATCH 0/2] RK3588: FriendlyElec CM3588 NAS board support @ 2024-05-26 21:42 Sebastian Kropatsch 2024-05-26 21:46 ` [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS Sebastian Kropatsch 2024-05-26 21:48 ` [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board Sebastian Kropatsch 0 siblings, 2 replies; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-26 21:42 UTC (permalink / raw) To: Heiko Stuebner, linux-rockchip Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, devicetree, linux-arm-kernel, linux-kernel, Sebastian Kropatsch Hello! This adds support for the FriendlyElec CM3588 NAS board. The board's device tree makes use of the latest upstream advances on the RK3588 like USB3 DRD and GPU support as well as the latest Rockchip PCIe driver bifurcation fixes, but some features such as thermal management and HDMI will have to be added later when SoC support for these features is merged. Since the hardware has similarities with FriendlyElec's NanoPC T6, the device tree for the CM3588 NAS also partially shares some sections with the NanoPC T6 tree. Minor issue: The device enumeration of NVMe SSDs plugged into the four PCIe M.2 slots does not follow the order of the slots on the board: The slots are physically named from 1 to 4, top to bottom. However, they do not show up in this same order in Linux when all slots are polulated: - SSD in physical slot 1 shows up as nvme0 - SSD in physical slot 2 shows up as nvme2 - SSD in physical slot 3 shows up as nvme1 - SSD in physical slot 4 shows up as nvme3 This is the same order in which the data lanes are mapped for PCIe bifurcation (dts property: data-lanes = <1 3 2 4>). I could not solve this by using aliases for the PCIe nodes in the device tree. Perhaps this is something that can only be solved at driver level? I am not sure if this behaviour is even considered a bug or if this is intended behaviour by design. Devicetree validation: `make CHECK_DTBS=y rockchip/rk3588-cm3588-nas.dtb` does not give any warnings or errors, tested on Linux next-20240523. Best regards, Sebastian Kropatsch --- Sebastian Kropatsch (2): dt-bindings: arm: rockchip: Add CM3588 NAS arm64: dts: rockchip: Add CM3588 NAS board .../devicetree/bindings/arm/rockchip.yaml | 5 + arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ 3 files changed, 1275 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts -- 2.43.0 ^ permalink raw reply [flat|nested] 12+ messages in thread
* [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS 2024-05-26 21:42 [PATCH 0/2] RK3588: FriendlyElec CM3588 NAS board support Sebastian Kropatsch @ 2024-05-26 21:46 ` Sebastian Kropatsch 2024-05-27 6:10 ` Krzysztof Kozlowski 2024-05-26 21:48 ` [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board Sebastian Kropatsch 1 sibling, 1 reply; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-26 21:46 UTC (permalink / raw) To: Heiko Stuebner, linux-rockchip Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, devicetree, linux-arm-kernel, linux-kernel, Sebastian Kropatsch Add devicetree binding for the FriendlyElec CM3588 NAS board. The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> --- Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml index e04c213a0dee..93d671e13f18 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -248,6 +248,11 @@ properties: - const: friendlyarm,nanopc-t6 - const: rockchip,rk3588 + - description: FriendlyElec CM3588 NAS + items: + - const: friendlyarm,cm3588-nas + - const: rockchip,rk3588 + - description: GameForce Chi items: - const: gameforce,chi -- 2.43.0 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS 2024-05-26 21:46 ` [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS Sebastian Kropatsch @ 2024-05-27 6:10 ` Krzysztof Kozlowski 0 siblings, 0 replies; 12+ messages in thread From: Krzysztof Kozlowski @ 2024-05-27 6:10 UTC (permalink / raw) To: Sebastian Kropatsch, Heiko Stuebner, linux-rockchip Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, devicetree, linux-arm-kernel, linux-kernel On 26/05/2024 23:46, Sebastian Kropatsch wrote: > Add devicetree binding for the FriendlyElec CM3588 NAS board. > > The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on > the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. > > Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> > --- > Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ > 1 file changed, 5 insertions(+) > Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof ^ permalink raw reply [flat|nested] 12+ messages in thread
* [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-26 21:42 [PATCH 0/2] RK3588: FriendlyElec CM3588 NAS board support Sebastian Kropatsch 2024-05-26 21:46 ` [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS Sebastian Kropatsch @ 2024-05-26 21:48 ` Sebastian Kropatsch 2024-05-27 19:02 ` Jonas Karlman 1 sibling, 1 reply; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-26 21:48 UTC (permalink / raw) To: Heiko Stuebner, linux-rockchip Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, devicetree, linux-arm-kernel, linux-kernel, Sebastian Kropatsch The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. Hardware features: - Rockchip RK3588 SoC - 4GB/8GB/16GB LPDDR4x RAM - 64GB eMMC - MicroSD card slot - 1x RTL8125B 2.5G Ethernet - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A - 1x USB 3.0 Type-C with DP AltMode support - 2x HDMI 2.1 out, 1x HDMI in - MIPI-CSI Connector, MIPI-DSI Connector - 40-pin GPIO header - 4 buttons: power, reset, recovery, MASK, user button - 3.5mm Headphone out, 2.0mm PH-2A Mic in - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 speed. Data lane mapping in the DT is done like described in commit f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). This device tree includes support for eMMC, SD card, ethernet, all USB2 and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as well as the buttons and LEDs. The GPIOs are labeled according to the schematics. Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ 2 files changed, 1270 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index c544ff507d20..f1ff58bdf2cd 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -114,6 +114,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-display-vz.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-io-expander.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-armsom-sige7.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-cm3588-nas.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-coolpi-cm5-evb.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-io.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-wifi.dtbo diff --git a/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts new file mode 100644 index 000000000000..6c45b376d001 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts @@ -0,0 +1,1269 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. + * Copyright (c) 2023 FriendlyElec Computer Tech. Co., Ltd. + * Copyright (c) 2023 Thomas McKahan + * Copyright (c) 2024 Sebastian Kropatsch + * + */ + +/dts-v1/; + +#include <dt-bindings/gpio/gpio.h> +#include <dt-bindings/input/input.h> +#include <dt-bindings/pinctrl/rockchip.h> +#include <dt-bindings/soc/rockchip,vop2.h> +#include <dt-bindings/usb/pd.h> +#include "rk3588.dtsi" + +/ { + model = "FriendlyElec CM3588 NAS"; + compatible = "friendlyarm,cm3588-nas", "rockchip,rk3588"; + + aliases { + mmc0 = &sdhci; + mmc1 = &sdmmc; + }; + + chosen { + stdout-path = "serial2:1500000n8"; + }; + + adc_keys: adc-keys { + compatible = "adc-keys"; + io-channels = <&saradc 1>; + io-channel-names = "buttons"; + keyup-threshold-microvolt = <1800000>; + poll-interval = <100>; + + button-vol-up { + label = "Volume Up"; + linux,code = <KEY_VOLUMEUP>; + press-threshold-microvolt = <17000>; + }; + }; + + analog-sound { + compatible = "simple-audio-card"; + pinctrl-names = "default"; + pinctrl-0 = <&headphone_detect>; + + simple-audio-card,name = "realtek,rt5616-codec"; + simple-audio-card,format = "i2s"; + simple-audio-card,mclk-fs = <256>; + + simple-audio-card,hp-det-gpio = <&gpio1 RK_PC4 GPIO_ACTIVE_LOW>; + + simple-audio-card,routing = + "Headphones", "HPOL", + "Headphones", "HPOR", + "MIC1", "Microphone Jack", + "Microphone Jack", "micbias1"; + simple-audio-card,widgets = + "Headphone", "Headphones", + "Microphone", "Microphone Jack"; + + simple-audio-card,cpu { + sound-dai = <&i2s0_8ch>; + }; + + simple-audio-card,codec { + sound-dai = <&rt5616>; + }; + }; + + fan: pwm-fan { + compatible = "pwm-fan"; + #cooling-cells = <2>; + cooling-levels = <0 50 80 120 160 220>; + fan-supply = <&vcc_5v0_sys>; + pwms = <&pwm1 0 50000 0>; + }; + + gpio_keys: gpio-keys { + compatible = "gpio-keys"; + pinctrl-names = "default"; + pinctrl-0 = <&key1_pin>; + + button-user { + debounce-interval = <50>; + gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>; + label = "User Button"; + linux,code = <BTN_1>; + wakeup-source; + }; + }; + + leds { + compatible = "gpio-leds"; + + led_sys: led-0 { + gpios = <&gpio2 RK_PC5 GPIO_ACTIVE_HIGH>; + label = "system-led"; + linux,default-trigger = "heartbeat"; + pinctrl-names = "default"; + pinctrl-0 = <&led_sys_pin>; + }; + + led_usr: led-1 { + gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>; + label = "user-led"; + pinctrl-names = "default"; + pinctrl-0 = <&led_usr_pin>; + }; + }; + + vcc_12v_dcin: vcc-12v-dcin-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_12v_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <12000000>; + regulator-max-microvolt = <12000000>; + }; + + /* vcc_5v0_sys powers the peripherals */ + vcc_5v0_sys: vcc-5v0-sys-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc_12v_dcin>; + }; + + vcc_5v0_host_20: vcc-5v0-host-20 { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&vcc_5v0_host20_en>; + regulator-name = "vcc_5v0_host_20"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc_5v0_sys>; + }; + + vcc_5v0_host_30: vcc-5v0-host-30 { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&vcc_5v0_host30_en>; + regulator-name = "vcc_5v0_host_30"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc_5v0_sys>; + }; + + vcc_3v3_host_32: vcc-3v3-host-32-regulator { + compatible = "regulator-fixed"; + enable-active-high; + gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&vcc_3v3_host32_en>; + regulator-name = "vcc_3v3_host_32"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vcc_5v0_sys>; + }; + + vbus_5v0_typec: vbus-5v0-typec-regulator { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&typec_5v_pwr_en>; + regulator-name = "vbus_5v0_typec"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc_5v0_sys>; + }; + + /* vcc_4v0_sys powers the RK806, RK860's */ + vcc_4v0_sys: vcc-4v0-sys-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_4v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <4000000>; + regulator-max-microvolt = <4000000>; + vin-supply = <&vcc_12v_dcin>; + }; + + vcc_3v3_pcie20: vcc-3v3-pcie20-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_3v3_pcie20"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vcc_3v3_s3>; + }; + + vcc_3v3_pcie30: vcc-3v3-pcie30-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_3v3_pcie30"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vcc_5v0_sys>; + }; + + vcc_3v3_sd_s0: vcc-3v3-sd-s0-regulator { + compatible = "regulator-fixed"; + gpio = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&sd_s0_pwr>; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "vcc_3v3_sd_s0"; + vin-supply = <&vcc_3v3_s3>; + }; + + vcc_1v1_nldo_s3: vcc-1v1-nldo-s3-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc-1v1-nldo-s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + vin-supply = <&vcc_4v0_sys>; + }; +}; + +&combphy0_ps { + status = "okay"; +}; + +&combphy1_ps { + status = "okay"; +}; + +&combphy2_psu { + status = "okay"; +}; + +&cpu_l0 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_b0 { + cpu-supply = <&vdd_cpu_big0_s0>; +}; + +&cpu_b1 { + cpu-supply = <&vdd_cpu_big0_s0>; +}; + +&cpu_b2 { + cpu-supply = <&vdd_cpu_big1_s0>; +}; + +&cpu_b3 { + cpu-supply = <&vdd_cpu_big1_s0>; +}; + +/* GPIO names are in the format "Human-readable-name [SIGNAL_LABEL]" */ +/* Signal labels match the official CM3588 NAS schematic revision 2309 */ +&gpio0 { + gpio-line-names = + /* GPIO0 A0-A7 */ + "", "", "", "", + "MicroSD detect [SDMMC_DET_L]", "", "", "", + /* GPIO0 B0-B7 */ + "", "", "", "", + "", "", "", "", + /* GPIO0 C0-C7 */ + "", "", "", "", + "Pin 10 [UART0_RX_M0]", "Pin 08 [UART0_TX_M0/PWM4_M0]", "Pin 32 [PWM5_M1]", "", + /* GPIO0 D0-D7 */ + "", "", "", "USB3 Type-C [CC_INT_L]", + "IR sensor [PWM3_IR_M0]", "User Button", "", ""; +}; + +&gpio1 { + gpio-line-names = + /* GPIO1 A0-A7 */ + "Pin 27 [UART6_RX_M1]", "Pin 28 [UART6_TX_M1]", "", "", + "USB2 Type-A [USB2_PWREN]", "", "", "Pin 15", + /* GPIO1 B0-B7 */ + "Pin 26", "Pin 21 [SPI0_MISO_M2]", "Pin 19 [SPI0_MOSI_M2/UART4_RX_M2]", "Pin 23 [SPI0_CLK_M2/UART4_TX_M2]", + "Pin 24 [SPI0_CS0_M2/UART7_RX_M2]", "Pin 22 [SPI0_CS1_M0/UART7_TX_M2]", "", "CSI-Pin 14 [MIPI_CAM2_CLKOUT]", + /* GPIO1 C0-C7 */ + "", "", "", "", + "Headphone detect [HP_DET_L]", "", "", "", + /* GPIO1 D0-D7 */ + "", "", "[TYPEC5V_PW REN_H]", "5V Fan [PWM1_M1]", + "", "HDMI-in detect[HDMIIRX_DET_L]", "Pin 05 [I2C8_SCL_M2]", "Pin 03 [I2C8_SDA_M2]"; +}; + +&gpio2 { + gpio-line-names = + /* GPIO2 A0-A7 */ + "", "", "", "", + "", "", "SPI NOR Flash [FSPI_D0_M1]", "SPI NOR Flash [FSPI_D1_M1]", + /* GPIO2 B0-B7 */ + "SPI NOR Flash [FSPI_D2_M1]", "SPI NOR Flash [FSPI_D3_M1]", "", "SPI NOR Flash [FSPI_CLK_M1]", + "SPI NOR Flash [FSPI_CSN0_M1]", "", "", "", + /* GPIO2 C0-C7 */ + "", "CSI-Pin 11 [MIPI_CAM2_RESET_L]", "CSI-Pin 12 [MIPI_CAM2_PDN_L]", "", + "", "", "", "", + /* GPIO2 D0-D7 */ + "", "", "", "", + "", "", "", ""; +}; + +&gpio3 { + gpio-line-names = + /* GPIO3 A0-A7 */ + "Pin 35 [SPI4_MISO_M1/PW M10_M0]", "Pin 38 [SPI4_MOSI_M1]", "Pin 40 [SPI4_CLK_M1/UART8_TX_M1]", "Pin 36 [SPI4_CS0_M1/UART8_RX_M1]", + "Pin 37 [SPI4_CS1_M1]", "USB3 Type-A Port 2 [USB3_2_PWREN]", "DSI-Pin 12 [LCD_RST]", "Buzzer [PW M8_M0]", + /* GPIO3 B0-B7 */ + "Pin 33 [PW M9_M0]", "DSI-Pin 10 [PW M2_M1/LCD_BL]", "Pin 07", "Pin 16", + "Pin 18", "Pin 29 [UART3_TX_M1/PW M12_M0]", "Pin 31 [UART3_RX_M1/PW M13_M0]", "Pin 12", + /* GPIO3 C0-C7 */ + "DSI-Pin 08 [TP_INT_L]", "DSI-Pin 14 [TP_RST_L]", "Pin 11 [PWM14_M0]", "Pin 13 [PWM15_IR_M0]", + "", "", "", "DSI-Pin 06 [I2C5_SCL_M0_TP]", + /* GPIO3 D0-D7 */ + "DSI-Pin 05 [I2C5_SDA_M0_TP]", "", "", "", + "", "", "", ""; +}; + +&gpio4 { + gpio-line-names = + /* GPIO4 A0-A7 */ + "", "", "M.2 M-Key Socket 4 [M2_D_PERST_L]", "", + "", "", "", "", + /* GPIO4 B0-B7 */ + "USB3 Type-A Port 1 [USB3_TYPEC1_PWREN]", "", "", "M.2 M-Key Socket 3 [M2_C_PERST_L]", + "M.2 M-Key Socket 2 [M2_B_PERST_L]", "M.2 M-Key Socket 1 [M2_A_CLKREQ_L]", "M.2 M-Key Socket 1 [M2_A_PERST_L]", "", + /* GPIO4 C0-C7 */ + "", "", "", "", + "", "", "", "", + /* GPIO4 D0-D7 */ + "", "", "", "", + "", "", "", ""; +}; + +&gpu { + mali-supply = <&vdd_gpu_s0>; + sram-supply = <&vdd_gpu_mem_s0>; + status = "okay"; +}; + +&hdptxphy_hdmi0 { + status = "okay"; +}; + +&i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&i2c0m2_xfer>; + status = "okay"; + + vdd_cpu_big0_s0: regulator@42 { + compatible = "rockchip,rk8602"; + reg = <0x42>; + fcs,suspend-voltage-selector = <1>; + regulator-name = "vdd_cpu_big0_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <1050000>; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc_4v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_big1_s0: regulator@43 { + compatible = "rockchip,rk8603", "rockchip,rk8602"; + reg = <0x43>; + fcs,suspend-voltage-selector = <1>; + regulator-name = "vdd_cpu_big1_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <1050000>; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc_4v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c2 { + status = "okay"; + + vdd_npu_s0: regulator@42 { + compatible = "rockchip,rk8602"; + reg = <0x42>; + fcs,suspend-voltage-selector = <1>; + regulator-name = "vdd_npu_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc_4v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c4 { + pinctrl-names = "default"; + pinctrl-0 = <&i2c4m3_xfer>; + status = "disabled"; +}; + +/* Connected to MIPI-DSI0 */ +&i2c5 { + pinctrl-names = "default"; + pinctrl-0 = <&i2c5m0_xfer>; + status = "disabled"; +}; + +&i2c6 { + clock-frequency = <200000>; + pinctrl-names = "default"; + pinctrl-0 = <&i2c6m0_xfer>; + status = "okay"; + + fusb302: typec-portc@22 { + compatible = "fcs,fusb302"; + reg = <0x22>; + interrupt-parent = <&gpio0>; + interrupts = <RK_PD3 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 = <&usbc0_int>; + pinctrl-names = "default"; + vbus-supply = <&vbus_5v0_typec>; + + usb_con: connector { + compatible = "usb-c-connector"; + data-role = "dual"; + label = "USB-C"; + op-sink-microwatt = <1000000>; + power-role = "dual"; + source-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)>; + sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; + try-power-role = "sink"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + usbc0_orien_sw: endpoint { + remote-endpoint = <&usbdp_phy0_orientation_switch>; + }; + }; + + port@1 { + reg = <1>; + + usbc0_role_sw: endpoint { + remote-endpoint = <&dwc3_0_role_switch>; + }; + }; + + port@2 { + reg = <2>; + + dp_altmode_mux: endpoint { + remote-endpoint = <&usbdp_phy0_dp_altmode_mux>; + }; + }; + }; + }; + }; + + hym8563: rtc@51 { + compatible = "haoyu,hym8563"; + reg = <0x51>; + #clock-cells = <0>; + clock-output-names = "hym8563"; + interrupt-parent = <&gpio0>; + interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names = "default"; + pinctrl-0 = <&hym8563_int>; + wakeup-source; + }; +}; + +/* Connected to MIPI-CSI1 */ +&i2c7 { + clock-frequency = <200000>; + status = "okay"; + + rt5616: audio-codec@1b { + compatible = "realtek,rt5616"; + reg = <0x1b>; + #sound-dai-cells = <0>; + }; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&i2c8 { + pinctrl-0 = <&i2c8m2_xfer>; + status = "okay"; +}; + +&i2s0_8ch { + pinctrl-names = "default"; + pinctrl-0 = <&i2s0_lrck + &i2s0_mclk + &i2s0_sclk + &i2s0_sdi0 + &i2s0_sdo0>; + status = "okay"; +}; + +&i2s5_8ch { + status = "okay"; +}; + +&i2s6_8ch { + status = "okay"; +}; + +&i2s7_8ch { + status = "okay"; +}; + +&pcie2x1l0 { + /* 2. M.2 slot, CON14: pcie30phy port0 lane1, @fe170000 */ + max-link-speed = <3>; + num-lanes = <1>; + phys = <&pcie30phy>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie2_0_rst>; + reset-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply = <&vcc_3v3_pcie30>; + status = "okay"; +}; + +&pcie2x1l1 { + /* 4. M.2 slot, CON16: pcie30phy port1 lane1, @fe180000 */ + max-link-speed = <3>; + num-lanes = <1>; + phys = <&pcie30phy>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie2_1_rst>; + reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply = <&vcc_3v3_pcie30>; + status = "okay"; +}; + +&pcie2x1l2 { + /* r8125 ethernet, @fe190000 */ + pinctrl-names = "default"; + pinctrl-0 = <&pcie2_2_rst>; + reset-gpios = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply = <&vcc_3v3_pcie20>; + status = "okay"; +}; + +&pcie30phy { + /* + * Data lane mapping <1 3 2 4> = x1x1 x1x1 (bifurcation of both ports) + * port 0 lane 0 - always mapped to controller 0 (4L) + * port 0 lane 1 - map to controller 2 (1L0) + * port 1 lane 0 - map to controller 1 (2L) + * port 1 lane 1 - map to controller 3 (1L1) + */ + data-lanes = <1 3 2 4>; + status = "okay"; +}; + +&pcie3x4 { + /* 1. M.2 slot, CON13: pcie30phy port0 lane0, @fe150000 */ + max-link-speed = <3>; + num-lanes = <1>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie3x4_rst>; + reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply = <&vcc_3v3_pcie30>; + status = "okay"; +}; + +&pcie3x2 { + /* 3. M.2 slot, CON15: pcie30phy port1 lane0, @fe160000 */ + max-link-speed = <3>; + num-lanes = <1>; + pinctrl-names = "default"; + pinctrl-0 = <&pcie3x2_rst>; + reset-gpios = <&gpio4 RK_PB3 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply = <&vcc_3v3_pcie30>; + status = "okay"; +}; + +&pinctrl { + audio { + headphone_detect: headphone-detect { + rockchip,pins = <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + gpio-key { + key1_pin: key1-pin { + rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + gpio-leds { + led_sys_pin: led-sys-pin { + rockchip,pins = <2 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + led_usr_pin: led-usr-pin { + rockchip,pins = <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + pcie { + pcie2_0_rst: pcie2-0-rst { + rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie2_1_rst: pcie2-1-rst { + rockchip,pins = <4 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie2_2_rst: pcie2-2-rst { + rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie3x2_rst: pcie3x2-rst { + rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie3x4_rst: pcie3x4-rst { + rockchip,pins = <4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + sdmmc { + sd_s0_pwr: sd-s0-pwr { + rockchip,pins = <4 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb { + vcc_5v0_host20_en: vcc-5v0-host20-en { + rockchip,pins = <1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc_5v0_host30_en: vcc-5v0-host30-en { + rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc_3v3_host32_en: vcc-3v3-host32-en { + rockchip,pins = <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + usb-typec { + usbc0_int: usbc0-int { + rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + typec_5v_pwr_en: typec-5v-pwr-en { + rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +/* Connected to 5V Fan */ +&pwm1 { + pinctrl-0 = <&pwm1m1_pins>; + status = "okay"; +}; + +/* Connected to MIPI-DSI0 */ +&pwm2 { + pinctrl-0 = <&pwm2m1_pins>; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&pwm5 { + pinctrl-0 = <&pwm5m1_pins>; + status = "okay"; +}; + +/* GPIO Connector */ +&pwm8 { + pinctrl-0 = <&pwm8m0_pins>; + status = "okay"; +}; + +/* GPIO Connector */ +&pwm9 { + pinctrl-0 = <&pwm9m0_pins>; + status = "okay"; +}; + +&saradc { + vref-supply = <&avcc_1v8_s0>; + status = "okay"; +}; + +/* eMMC */ +&sdhci { + bus-width = <8>; + full-pwr-cycle-in-suspend; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +/* microSD card */ +&sdmmc { + bus-width = <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; + disable-wp; + max-frequency = <150000000>; + no-mmc; + no-sdio; + sd-uhs-sdr104; + vmmc-supply = <&vcc_3v3_sd_s0>; + vqmmc-supply = <&vccio_sd_s0>; + status = "okay"; +}; + +/* GPIO Connector */ +&spi0 { + num-cs = <1>; + pinctrl-0 = <&spi0m2_cs0 &spi0m2_pins>; + status = "disabled"; +}; + +&spi2 { + status = "okay"; + assigned-clocks = <&cru CLK_SPI2>; + assigned-clock-rates = <200000000>; + pinctrl-names = "default"; + pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; + num-cs = <1>; + + rk806_single: pmic@0 { + compatible = "rockchip,rk806"; + reg = <0x0>; + + interrupt-parent = <&gpio0>; + interrupts = <7 IRQ_TYPE_LEVEL_LOW>; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + + spi-max-frequency = <1000000>; + + system-power-controller; + + vcc1-supply = <&vcc_4v0_sys>; + vcc2-supply = <&vcc_4v0_sys>; + vcc3-supply = <&vcc_4v0_sys>; + vcc4-supply = <&vcc_4v0_sys>; + vcc5-supply = <&vcc_4v0_sys>; + vcc6-supply = <&vcc_4v0_sys>; + vcc7-supply = <&vcc_4v0_sys>; + vcc8-supply = <&vcc_4v0_sys>; + vcc9-supply = <&vcc_4v0_sys>; + vcc10-supply = <&vcc_4v0_sys>; + vcc11-supply = <&vcc_2v0_pldo_s3>; + vcc12-supply = <&vcc_4v0_sys>; + vcc13-supply = <&vcc_1v1_nldo_s3>; + vcc14-supply = <&vcc_1v1_nldo_s3>; + vcca-supply = <&vcc_4v0_sys>; + + gpio-controller; + #gpio-cells = <2>; + + rk806_dvs1_null: dvs1-null-pins { + pins = "gpio_pwrctrl1"; + function = "pin_fun0"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins = "gpio_pwrctrl2"; + function = "pin_fun0"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins = "gpio_pwrctrl3"; + function = "pin_fun0"; + }; + + regulators { + vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_gpu_s0"; + regulator-enable-ramp-delay = <400>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_cpu_lit_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_log_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <750000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_log_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_vdenc_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <900000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vdd2_ddr_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_2v0_pldo_s3: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <2000000>; + regulator-max-microvolt = <2000000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_2v0_pldo_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <2000000>; + }; + }; + + vcc_3v3_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_3v3_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vddq_ddr_s0: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vddq_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + avcc_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "avcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + avdd_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "avdd_1v2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-ramp-delay = <12500>; + regulator-name = "vcc_3v3_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-ramp-delay = <12500>; + regulator-name = "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "pldo6_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdd_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdd_ddr_pll_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + avdd_0v75_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "avdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdd_0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&spi4 { + num-cs = <1>; + pinctrl-0 = <&spi4m1_cs0 &spi4m1_pins>; + status = "disabled"; +}; + +&tsadc { + status = "okay"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart0 { + pinctrl-0 = <&uart0m0_xfer>; + status = "disabled"; +}; + +/* Debug UART */ +&uart2 { + pinctrl-0 = <&uart2m0_xfer>; + status = "okay"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart3 { + pinctrl-0 = <&uart3m1_xfer>; + status = "disabled"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart4 { + pinctrl-0 = <&uart4m2_xfer>; + status = "disabled"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart6 { + pinctrl-0 = <&uart6m1_xfer>; + status = "okay"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart7 { + pinctrl-0 = <&uart7m2_xfer>; + status = "disabled"; +}; + +/* GPIO Connector, connected to 40-pin GPIO header */ +&uart8 { + pinctrl-0 = <&uart8m1_xfer>; + status = "disabled"; +}; + +&u2phy0 { + status = "okay"; +}; + +&u2phy0_otg { + status = "okay"; +}; + +&u2phy1 { + status = "okay"; +}; + +&u2phy1_otg { + phy-supply = <&vcc_5v0_host_30>; + status = "okay"; +}; + +&u2phy2 { + status = "okay"; +}; + +&u2phy2_host { + phy-supply = <&vcc_5v0_host_20>; + status = "okay"; +}; + +&u2phy3 { + status = "okay"; +}; + +&u2phy3_host { + phy-supply = <&vcc_3v3_host_32>; + status = "okay"; +}; + +&usb_host0_ehci { + status = "okay"; +}; + +&usb_host0_ohci { + status = "okay"; +}; + +&usb_host0_xhci { + dr_mode = "otg"; + usb-role-switch; + status = "okay"; + + port { + #address-cells = <1>; + #size-cells = <0>; + + dwc3_0_role_switch: endpoint@0 { + reg = <0>; + remote-endpoint = <&usbc0_role_sw>; + }; + }; +}; + +&usb_host1_ehci { + status = "okay"; +}; + +&usb_host1_ohci { + status = "okay"; +}; + +/* Upper USB 3.0 port */ +&usb_host1_xhci { + dr_mode = "host"; + status = "okay"; +}; + +/* Lower USB 3.0 port */ +&usb_host2_xhci { + dr_mode = "host"; + status = "okay"; +}; + +&usbdp_phy0 { + orientation-switch; + sbu1-dc-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>; + sbu2-dc-gpios = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>; + status = "okay"; + + port { + #address-cells = <1>; + #size-cells = <0>; + + usbdp_phy0_orientation_switch: endpoint@0 { + reg = <0>; + remote-endpoint = <&usbc0_orien_sw>; + }; + + usbdp_phy0_dp_altmode_mux: endpoint@1 { + reg = <1>; + remote-endpoint = <&dp_altmode_mux>; + }; + }; +}; + +&usbdp_phy1 { + status = "okay"; +}; + +&vop { + status = "okay"; +}; + +&vop_mmu { + status = "okay"; +}; + +&wdt { + status = "okay"; +}; -- 2.43.0 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-26 21:48 ` [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board Sebastian Kropatsch @ 2024-05-27 19:02 ` Jonas Karlman 2024-05-27 20:54 ` Heiko Stübner 2024-05-28 17:22 ` Sebastian Kropatsch 0 siblings, 2 replies; 12+ messages in thread From: Jonas Karlman @ 2024-05-27 19:02 UTC (permalink / raw) To: Sebastian Kropatsch, Heiko Stuebner Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hi Sebastian, On 2024-05-26 23:48, Sebastian Kropatsch wrote: > The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on > the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. > > Hardware features: > - Rockchip RK3588 SoC > - 4GB/8GB/16GB LPDDR4x RAM > - 64GB eMMC > - MicroSD card slot > - 1x RTL8125B 2.5G Ethernet > - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs > - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A > - 1x USB 3.0 Type-C with DP AltMode support > - 2x HDMI 2.1 out, 1x HDMI in > - MIPI-CSI Connector, MIPI-DSI Connector > - 40-pin GPIO header > - 4 buttons: power, reset, recovery, MASK, user button > - 3.5mm Headphone out, 2.0mm PH-2A Mic in > - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector > > PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 > speed. Data lane mapping in the DT is done like described in commit > f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). > > This device tree includes support for eMMC, SD card, ethernet, all USB2 > and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as > well as the buttons and LEDs. > The GPIOs are labeled according to the schematics. > > Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> > --- > arch/arm64/boot/dts/rockchip/Makefile | 1 + > .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ > 2 files changed, 1270 insertions(+) > create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts Because the CM3588 is a SoM and the NAS is a carrier board this should probably be split in two, cm3588.dtsi and cm3588-nas.dts. > > diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile > index c544ff507d20..f1ff58bdf2cd 100644 > --- a/arch/arm64/boot/dts/rockchip/Makefile > +++ b/arch/arm64/boot/dts/rockchip/Makefile > @@ -114,6 +114,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5.dtb > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-display-vz.dtbo > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-io-expander.dtbo > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-armsom-sige7.dtb > +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-cm3588-nas.dtb > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-coolpi-cm5-evb.dtb > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-io.dtb > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-wifi.dtbo > diff --git a/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > new file mode 100644 > index 000000000000..6c45b376d001 > --- /dev/null > +++ b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > @@ -0,0 +1,1269 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. > + * Copyright (c) 2023 FriendlyElec Computer Tech. Co., Ltd. > + * Copyright (c) 2023 Thomas McKahan > + * Copyright (c) 2024 Sebastian Kropatsch > + * > + */ > + > +/dts-v1/; > + > +#include <dt-bindings/gpio/gpio.h> > +#include <dt-bindings/input/input.h> > +#include <dt-bindings/pinctrl/rockchip.h> > +#include <dt-bindings/soc/rockchip,vop2.h> > +#include <dt-bindings/usb/pd.h> > +#include "rk3588.dtsi" > + > +/ { > + model = "FriendlyElec CM3588 NAS"; > + compatible = "friendlyarm,cm3588-nas", "rockchip,rk3588"; Maybe this should be something like: "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588"; > + > + aliases { > + mmc0 = &sdhci; > + mmc1 = &sdmmc; > + }; > + > + chosen { > + stdout-path = "serial2:1500000n8"; > + }; > + > + adc_keys: adc-keys { > + compatible = "adc-keys"; > + io-channels = <&saradc 1>; > + io-channel-names = "buttons"; > + keyup-threshold-microvolt = <1800000>; > + poll-interval = <100>; > + > + button-vol-up { > + label = "Volume Up"; > + linux,code = <KEY_VOLUMEUP>; > + press-threshold-microvolt = <17000>; > + }; > + }; > + > + analog-sound { > + compatible = "simple-audio-card"; > + pinctrl-names = "default"; > + pinctrl-0 = <&headphone_detect>; > + > + simple-audio-card,name = "realtek,rt5616-codec"; > + simple-audio-card,format = "i2s"; > + simple-audio-card,mclk-fs = <256>; > + > + simple-audio-card,hp-det-gpio = <&gpio1 RK_PC4 GPIO_ACTIVE_LOW>; > + > + simple-audio-card,routing = > + "Headphones", "HPOL", > + "Headphones", "HPOR", > + "MIC1", "Microphone Jack", > + "Microphone Jack", "micbias1"; > + simple-audio-card,widgets = > + "Headphone", "Headphones", > + "Microphone", "Microphone Jack"; > + > + simple-audio-card,cpu { > + sound-dai = <&i2s0_8ch>; > + }; > + > + simple-audio-card,codec { > + sound-dai = <&rt5616>; > + }; > + }; > + > + fan: pwm-fan { > + compatible = "pwm-fan"; > + #cooling-cells = <2>; > + cooling-levels = <0 50 80 120 160 220>; > + fan-supply = <&vcc_5v0_sys>; > + pwms = <&pwm1 0 50000 0>; > + }; > + > + gpio_keys: gpio-keys { > + compatible = "gpio-keys"; > + pinctrl-names = "default"; > + pinctrl-0 = <&key1_pin>; > + > + button-user { > + debounce-interval = <50>; > + gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>; > + label = "User Button"; > + linux,code = <BTN_1>; > + wakeup-source; > + }; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + led_sys: led-0 { > + gpios = <&gpio2 RK_PC5 GPIO_ACTIVE_HIGH>; > + label = "system-led"; > + linux,default-trigger = "heartbeat"; > + pinctrl-names = "default"; > + pinctrl-0 = <&led_sys_pin>; > + }; > + > + led_usr: led-1 { > + gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>; > + label = "user-led"; > + pinctrl-names = "default"; > + pinctrl-0 = <&led_usr_pin>; > + }; > + }; > + > + vcc_12v_dcin: vcc-12v-dcin-regulator { Fixed regulators should use the recommended nodename, i.e. a regulator- prefix. > + compatible = "regulator-fixed"; > + regulator-name = "vcc_12v_dcin"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <12000000>; > + regulator-max-microvolt = <12000000>; > + }; > + > + /* vcc_5v0_sys powers the peripherals */ > + vcc_5v0_sys: vcc-5v0-sys-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vcc_5v0_sys"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + vin-supply = <&vcc_12v_dcin>; > + }; > + > + vcc_5v0_host_20: vcc-5v0-host-20 { > + compatible = "regulator-fixed"; > + enable-active-high; > + gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; > + pinctrl-names = "default"; > + pinctrl-0 = <&vcc_5v0_host20_en>; > + regulator-name = "vcc_5v0_host_20"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + vin-supply = <&vcc_5v0_sys>; > + }; > + > + vcc_5v0_host_30: vcc-5v0-host-30 { > + compatible = "regulator-fixed"; > + enable-active-high; > + gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; Use the recommended gpios prop. > + pinctrl-names = "default"; > + pinctrl-0 = <&vcc_5v0_host30_en>; > + regulator-name = "vcc_5v0_host_30"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + vin-supply = <&vcc_5v0_sys>; > + }; > + > + vcc_3v3_host_32: vcc-3v3-host-32-regulator { > + compatible = "regulator-fixed"; > + enable-active-high; > + gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>; > + pinctrl-names = "default"; > + pinctrl-0 = <&vcc_3v3_host32_en>; > + regulator-name = "vcc_3v3_host_32"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + vin-supply = <&vcc_5v0_sys>; > + }; > + > + vbus_5v0_typec: vbus-5v0-typec-regulator { > + compatible = "regulator-fixed"; > + enable-active-high; > + gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>; Same, use the recommended gpios prop. > + pinctrl-names = "default"; > + pinctrl-0 = <&typec_5v_pwr_en>; > + regulator-name = "vbus_5v0_typec"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + vin-supply = <&vcc_5v0_sys>; > + }; > + > + /* vcc_4v0_sys powers the RK806, RK860's */ > + vcc_4v0_sys: vcc-4v0-sys-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vcc_4v0_sys"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <4000000>; > + regulator-max-microvolt = <4000000>; > + vin-supply = <&vcc_12v_dcin>; > + }; > + > + vcc_3v3_pcie20: vcc-3v3-pcie20-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vcc_3v3_pcie20"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + vin-supply = <&vcc_3v3_s3>; > + }; > + > + vcc_3v3_pcie30: vcc-3v3-pcie30-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vcc_3v3_pcie30"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + vin-supply = <&vcc_5v0_sys>; > + }; > + > + vcc_3v3_sd_s0: vcc-3v3-sd-s0-regulator { > + compatible = "regulator-fixed"; > + gpio = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>; > + pinctrl-names = "default"; > + pinctrl-0 = <&sd_s0_pwr>; > + regulator-boot-on; > + regulator-max-microvolt = <3300000>; > + regulator-min-microvolt = <3300000>; > + regulator-name = "vcc_3v3_sd_s0"; > + vin-supply = <&vcc_3v3_s3>; > + }; > + > + vcc_1v1_nldo_s3: vcc-1v1-nldo-s3-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vcc-1v1-nldo-s3"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + vin-supply = <&vcc_4v0_sys>; > + }; > +}; > + > +&combphy0_ps { > + status = "okay"; > +}; > + > +&combphy1_ps { > + status = "okay"; > +}; > + > +&combphy2_psu { > + status = "okay"; > +}; > + > +&cpu_l0 { > + cpu-supply = <&vdd_cpu_lit_s0>; > +}; > + > +&cpu_l1 { > + cpu-supply = <&vdd_cpu_lit_s0>; > +}; > + > +&cpu_l2 { > + cpu-supply = <&vdd_cpu_lit_s0>; > +}; > + > +&cpu_l3 { > + cpu-supply = <&vdd_cpu_lit_s0>; > +}; > + > +&cpu_b0 { > + cpu-supply = <&vdd_cpu_big0_s0>; > +}; > + > +&cpu_b1 { > + cpu-supply = <&vdd_cpu_big0_s0>; > +}; > + > +&cpu_b2 { > + cpu-supply = <&vdd_cpu_big1_s0>; > +}; > + > +&cpu_b3 { > + cpu-supply = <&vdd_cpu_big1_s0>; > +}; > + > +/* GPIO names are in the format "Human-readable-name [SIGNAL_LABEL]" */ > +/* Signal labels match the official CM3588 NAS schematic revision 2309 */ > +&gpio0 { > + gpio-line-names = > + /* GPIO0 A0-A7 */ > + "", "", "", "", > + "MicroSD detect [SDMMC_DET_L]", "", "", "", > + /* GPIO0 B0-B7 */ > + "", "", "", "", > + "", "", "", "", > + /* GPIO0 C0-C7 */ > + "", "", "", "", > + "Pin 10 [UART0_RX_M0]", "Pin 08 [UART0_TX_M0/PWM4_M0]", "Pin 32 [PWM5_M1]", "", > + /* GPIO0 D0-D7 */ > + "", "", "", "USB3 Type-C [CC_INT_L]", > + "IR sensor [PWM3_IR_M0]", "User Button", "", ""; > +}; > + > +&gpio1 { > + gpio-line-names = > + /* GPIO1 A0-A7 */ > + "Pin 27 [UART6_RX_M1]", "Pin 28 [UART6_TX_M1]", "", "", > + "USB2 Type-A [USB2_PWREN]", "", "", "Pin 15", > + /* GPIO1 B0-B7 */ > + "Pin 26", "Pin 21 [SPI0_MISO_M2]", "Pin 19 [SPI0_MOSI_M2/UART4_RX_M2]", "Pin 23 [SPI0_CLK_M2/UART4_TX_M2]", > + "Pin 24 [SPI0_CS0_M2/UART7_RX_M2]", "Pin 22 [SPI0_CS1_M0/UART7_TX_M2]", "", "CSI-Pin 14 [MIPI_CAM2_CLKOUT]", > + /* GPIO1 C0-C7 */ > + "", "", "", "", > + "Headphone detect [HP_DET_L]", "", "", "", > + /* GPIO1 D0-D7 */ > + "", "", "[TYPEC5V_PW REN_H]", "5V Fan [PWM1_M1]", > + "", "HDMI-in detect[HDMIIRX_DET_L]", "Pin 05 [I2C8_SCL_M2]", "Pin 03 [I2C8_SDA_M2]"; > +}; > + > +&gpio2 { > + gpio-line-names = > + /* GPIO2 A0-A7 */ > + "", "", "", "", > + "", "", "SPI NOR Flash [FSPI_D0_M1]", "SPI NOR Flash [FSPI_D1_M1]", > + /* GPIO2 B0-B7 */ > + "SPI NOR Flash [FSPI_D2_M1]", "SPI NOR Flash [FSPI_D3_M1]", "", "SPI NOR Flash [FSPI_CLK_M1]", > + "SPI NOR Flash [FSPI_CSN0_M1]", "", "", "", > + /* GPIO2 C0-C7 */ > + "", "CSI-Pin 11 [MIPI_CAM2_RESET_L]", "CSI-Pin 12 [MIPI_CAM2_PDN_L]", "", > + "", "", "", "", > + /* GPIO2 D0-D7 */ > + "", "", "", "", > + "", "", "", ""; > +}; > + > +&gpio3 { > + gpio-line-names = > + /* GPIO3 A0-A7 */ > + "Pin 35 [SPI4_MISO_M1/PW M10_M0]", "Pin 38 [SPI4_MOSI_M1]", "Pin 40 [SPI4_CLK_M1/UART8_TX_M1]", "Pin 36 [SPI4_CS0_M1/UART8_RX_M1]", > + "Pin 37 [SPI4_CS1_M1]", "USB3 Type-A Port 2 [USB3_2_PWREN]", "DSI-Pin 12 [LCD_RST]", "Buzzer [PW M8_M0]", > + /* GPIO3 B0-B7 */ > + "Pin 33 [PW M9_M0]", "DSI-Pin 10 [PW M2_M1/LCD_BL]", "Pin 07", "Pin 16", > + "Pin 18", "Pin 29 [UART3_TX_M1/PW M12_M0]", "Pin 31 [UART3_RX_M1/PW M13_M0]", "Pin 12", > + /* GPIO3 C0-C7 */ > + "DSI-Pin 08 [TP_INT_L]", "DSI-Pin 14 [TP_RST_L]", "Pin 11 [PWM14_M0]", "Pin 13 [PWM15_IR_M0]", > + "", "", "", "DSI-Pin 06 [I2C5_SCL_M0_TP]", > + /* GPIO3 D0-D7 */ > + "DSI-Pin 05 [I2C5_SDA_M0_TP]", "", "", "", > + "", "", "", ""; > +}; > + > +&gpio4 { > + gpio-line-names = > + /* GPIO4 A0-A7 */ > + "", "", "M.2 M-Key Socket 4 [M2_D_PERST_L]", "", > + "", "", "", "", > + /* GPIO4 B0-B7 */ > + "USB3 Type-A Port 1 [USB3_TYPEC1_PWREN]", "", "", "M.2 M-Key Socket 3 [M2_C_PERST_L]", > + "M.2 M-Key Socket 2 [M2_B_PERST_L]", "M.2 M-Key Socket 1 [M2_A_CLKREQ_L]", "M.2 M-Key Socket 1 [M2_A_PERST_L]", "", > + /* GPIO4 C0-C7 */ > + "", "", "", "", > + "", "", "", "", > + /* GPIO4 D0-D7 */ > + "", "", "", "", > + "", "", "", ""; > +}; > + > +&gpu { > + mali-supply = <&vdd_gpu_s0>; > + sram-supply = <&vdd_gpu_mem_s0>; > + status = "okay"; > +}; > + > +&hdptxphy_hdmi0 { > + status = "okay"; HDMI support is not ready for RK3588 and no other board enable the HDMI PHY yet, maybe wait with this? > +}; > + > +&i2c0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c0m2_xfer>; > + status = "okay"; > + > + vdd_cpu_big0_s0: regulator@42 { > + compatible = "rockchip,rk8602"; > + reg = <0x42>; > + fcs,suspend-voltage-selector = <1>; > + regulator-name = "vdd_cpu_big0_s0"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <1050000>; > + regulator-ramp-delay = <2300>; > + vin-supply = <&vcc_4v0_sys>; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_cpu_big1_s0: regulator@43 { > + compatible = "rockchip,rk8603", "rockchip,rk8602"; > + reg = <0x43>; > + fcs,suspend-voltage-selector = <1>; > + regulator-name = "vdd_cpu_big1_s0"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <1050000>; > + regulator-ramp-delay = <2300>; > + vin-supply = <&vcc_4v0_sys>; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > +}; > + > +&i2c2 { > + status = "okay"; > + > + vdd_npu_s0: regulator@42 { > + compatible = "rockchip,rk8602"; > + reg = <0x42>; > + fcs,suspend-voltage-selector = <1>; > + regulator-name = "vdd_npu_s0"; > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <950000>; > + regulator-ramp-delay = <2300>; > + vin-supply = <&vcc_4v0_sys>; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > +}; > + > +&i2c4 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c4m3_xfer>; > + status = "disabled"; > +}; > + > +/* Connected to MIPI-DSI0 */ > +&i2c5 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c5m0_xfer>; > + status = "disabled"; > +}; > + > +&i2c6 { > + clock-frequency = <200000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c6m0_xfer>; > + status = "okay"; > + > + fusb302: typec-portc@22 { > + compatible = "fcs,fusb302"; > + reg = <0x22>; > + interrupt-parent = <&gpio0>; > + interrupts = <RK_PD3 IRQ_TYPE_LEVEL_LOW>; > + pinctrl-0 = <&usbc0_int>; > + pinctrl-names = "default"; > + vbus-supply = <&vbus_5v0_typec>; > + > + usb_con: connector { > + compatible = "usb-c-connector"; > + data-role = "dual"; > + label = "USB-C"; > + op-sink-microwatt = <1000000>; > + power-role = "dual"; > + source-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)>; > + sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; > + try-power-role = "sink"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + usbc0_orien_sw: endpoint { > + remote-endpoint = <&usbdp_phy0_orientation_switch>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + usbc0_role_sw: endpoint { > + remote-endpoint = <&dwc3_0_role_switch>; > + }; > + }; > + > + port@2 { > + reg = <2>; > + > + dp_altmode_mux: endpoint { > + remote-endpoint = <&usbdp_phy0_dp_altmode_mux>; > + }; > + }; > + }; > + }; > + }; > + > + hym8563: rtc@51 { > + compatible = "haoyu,hym8563"; > + reg = <0x51>; > + #clock-cells = <0>; > + clock-output-names = "hym8563"; > + interrupt-parent = <&gpio0>; > + interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>; > + pinctrl-names = "default"; > + pinctrl-0 = <&hym8563_int>; > + wakeup-source; > + }; > +}; > + > +/* Connected to MIPI-CSI1 */ > +&i2c7 { > + clock-frequency = <200000>; > + status = "okay"; > + > + rt5616: audio-codec@1b { > + compatible = "realtek,rt5616"; > + reg = <0x1b>; > + #sound-dai-cells = <0>; > + }; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&i2c8 { > + pinctrl-0 = <&i2c8m2_xfer>; > + status = "okay"; > +}; > + > +&i2s0_8ch { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2s0_lrck > + &i2s0_mclk > + &i2s0_sclk > + &i2s0_sdi0 > + &i2s0_sdo0>; > + status = "okay"; > +}; > + > +&i2s5_8ch { > + status = "okay"; > +}; > + > +&i2s6_8ch { > + status = "okay"; > +}; > + > +&i2s7_8ch { > + status = "okay"; > +}; > + > +&pcie2x1l0 { > + /* 2. M.2 slot, CON14: pcie30phy port0 lane1, @fe170000 */ > + max-link-speed = <3>; > + num-lanes = <1>; > + phys = <&pcie30phy>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pcie2_0_rst>; > + reset-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; > + vpcie3v3-supply = <&vcc_3v3_pcie30>; > + status = "okay"; > +}; > + > +&pcie2x1l1 { > + /* 4. M.2 slot, CON16: pcie30phy port1 lane1, @fe180000 */ > + max-link-speed = <3>; > + num-lanes = <1>; > + phys = <&pcie30phy>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pcie2_1_rst>; > + reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>; > + vpcie3v3-supply = <&vcc_3v3_pcie30>; > + status = "okay"; > +}; > + > +&pcie2x1l2 { > + /* r8125 ethernet, @fe190000 */ > + pinctrl-names = "default"; > + pinctrl-0 = <&pcie2_2_rst>; > + reset-gpios = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>; > + vpcie3v3-supply = <&vcc_3v3_pcie20>; > + status = "okay"; > +}; > + > +&pcie30phy { > + /* > + * Data lane mapping <1 3 2 4> = x1x1 x1x1 (bifurcation of both ports) > + * port 0 lane 0 - always mapped to controller 0 (4L) > + * port 0 lane 1 - map to controller 2 (1L0) > + * port 1 lane 0 - map to controller 1 (2L) > + * port 1 lane 1 - map to controller 3 (1L1) > + */ > + data-lanes = <1 3 2 4>; > + status = "okay"; > +}; > + > +&pcie3x4 { > + /* 1. M.2 slot, CON13: pcie30phy port0 lane0, @fe150000 */ > + max-link-speed = <3>; > + num-lanes = <1>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pcie3x4_rst>; > + reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; > + vpcie3v3-supply = <&vcc_3v3_pcie30>; > + status = "okay"; > +}; > + > +&pcie3x2 { > + /* 3. M.2 slot, CON15: pcie30phy port1 lane0, @fe160000 */ > + max-link-speed = <3>; > + num-lanes = <1>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pcie3x2_rst>; > + reset-gpios = <&gpio4 RK_PB3 GPIO_ACTIVE_HIGH>; > + vpcie3v3-supply = <&vcc_3v3_pcie30>; > + status = "okay"; > +}; > + > +&pinctrl { > + audio { > + headphone_detect: headphone-detect { > + rockchip,pins = <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > + gpio-key { > + key1_pin: key1-pin { > + rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>; > + }; > + }; > + > + gpio-leds { > + led_sys_pin: led-sys-pin { > + rockchip,pins = <2 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + led_usr_pin: led-usr-pin { > + rockchip,pins = <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > + hym8563 { > + hym8563_int: hym8563-int { > + rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; > + }; > + }; > + > + pcie { > + pcie2_0_rst: pcie2-0-rst { > + rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + pcie2_1_rst: pcie2-1-rst { > + rockchip,pins = <4 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + pcie2_2_rst: pcie2-2-rst { > + rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + pcie3x2_rst: pcie3x2-rst { > + rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + pcie3x4_rst: pcie3x4-rst { > + rockchip,pins = <4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > + sdmmc { > + sd_s0_pwr: sd-s0-pwr { > + rockchip,pins = <4 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; > + }; > + }; > + > + usb { > + vcc_5v0_host20_en: vcc-5v0-host20-en { > + rockchip,pins = <1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + vcc_5v0_host30_en: vcc-5v0-host30-en { > + rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + > + vcc_3v3_host32_en: vcc-3v3-host32-en { > + rockchip,pins = <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > + > + usb-typec { > + usbc0_int: usbc0-int { > + rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>; > + }; > + > + typec_5v_pwr_en: typec-5v-pwr-en { > + rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>; > + }; > + }; > +}; > + > +/* Connected to 5V Fan */ > +&pwm1 { > + pinctrl-0 = <&pwm1m1_pins>; pinctrl-names is missing, should typically always be defined together with pinctrl-X props, same for multiple nodes. > + status = "okay"; > +}; > + > +/* Connected to MIPI-DSI0 */ > +&pwm2 { > + pinctrl-0 = <&pwm2m1_pins>; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&pwm5 { > + pinctrl-0 = <&pwm5m1_pins>; > + status = "okay"; > +}; > + > +/* GPIO Connector */ > +&pwm8 { > + pinctrl-0 = <&pwm8m0_pins>; > + status = "okay"; > +}; > + > +/* GPIO Connector */ > +&pwm9 { > + pinctrl-0 = <&pwm9m0_pins>; > + status = "okay"; > +}; > + > +&saradc { > + vref-supply = <&avcc_1v8_s0>; > + status = "okay"; > +}; > + > +/* eMMC */ > +&sdhci { > + bus-width = <8>; > + full-pwr-cycle-in-suspend; Is this really necessary? > + mmc-hs400-1_8v; > + mmc-hs400-enhanced-strobe; > + no-sd; > + no-sdio; > + non-removable; > + status = "okay"; > +}; > + > +/* microSD card */ > +&sdmmc { > + bus-width = <4>; > + cap-mmc-highspeed; Should not be needed because of no-mmc. > + cap-sd-highspeed; > + cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; Please drop, not needed with sdmmc_det pinctrl being used. > + disable-wp; > + max-frequency = <150000000>; > + no-mmc; > + no-sdio; > + sd-uhs-sdr104; > + vmmc-supply = <&vcc_3v3_sd_s0>; > + vqmmc-supply = <&vccio_sd_s0>; > + status = "okay"; > +}; > + > +/* GPIO Connector */ > +&spi0 { > + num-cs = <1>; > + pinctrl-0 = <&spi0m2_cs0 &spi0m2_pins>; > + status = "disabled"; > +}; > + > +&spi2 { > + status = "okay"; > + assigned-clocks = <&cru CLK_SPI2>; > + assigned-clock-rates = <200000000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; > + num-cs = <1>; > + > + rk806_single: pmic@0 { > + compatible = "rockchip,rk806"; > + reg = <0x0>; > + > + interrupt-parent = <&gpio0>; > + interrupts = <7 IRQ_TYPE_LEVEL_LOW>; > + > + pinctrl-names = "default"; > + pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, > + <&rk806_dvs2_null>, <&rk806_dvs3_null>; > + > + spi-max-frequency = <1000000>; > + > + system-power-controller; > + > + vcc1-supply = <&vcc_4v0_sys>; > + vcc2-supply = <&vcc_4v0_sys>; > + vcc3-supply = <&vcc_4v0_sys>; > + vcc4-supply = <&vcc_4v0_sys>; > + vcc5-supply = <&vcc_4v0_sys>; > + vcc6-supply = <&vcc_4v0_sys>; > + vcc7-supply = <&vcc_4v0_sys>; > + vcc8-supply = <&vcc_4v0_sys>; > + vcc9-supply = <&vcc_4v0_sys>; > + vcc10-supply = <&vcc_4v0_sys>; > + vcc11-supply = <&vcc_2v0_pldo_s3>; > + vcc12-supply = <&vcc_4v0_sys>; > + vcc13-supply = <&vcc_1v1_nldo_s3>; > + vcc14-supply = <&vcc_1v1_nldo_s3>; > + vcca-supply = <&vcc_4v0_sys>; > + > + gpio-controller; > + #gpio-cells = <2>; > + > + rk806_dvs1_null: dvs1-null-pins { > + pins = "gpio_pwrctrl1"; > + function = "pin_fun0"; > + }; > + > + rk806_dvs2_null: dvs2-null-pins { > + pins = "gpio_pwrctrl2"; > + function = "pin_fun0"; > + }; > + > + rk806_dvs3_null: dvs3-null-pins { > + pins = "gpio_pwrctrl3"; > + function = "pin_fun0"; > + }; > + > + regulators { > + vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <950000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_gpu_s0"; > + regulator-enable-ramp-delay = <400>; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <950000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_cpu_lit_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_log_s0: dcdc-reg3 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <675000>; > + regulator-max-microvolt = <750000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_log_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + regulator-suspend-microvolt = <750000>; > + }; > + }; > + > + vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <550000>; > + regulator-max-microvolt = <950000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_vdenc_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_ddr_s0: dcdc-reg5 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <675000>; > + regulator-max-microvolt = <900000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_ddr_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + regulator-suspend-microvolt = <850000>; > + }; > + }; > + > + vdd2_ddr_s3: dcdc-reg6 { > + regulator-always-on; > + regulator-boot-on; > + regulator-name = "vdd2_ddr_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + }; > + }; > + > + vcc_2v0_pldo_s3: dcdc-reg7 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <2000000>; > + regulator-max-microvolt = <2000000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vdd_2v0_pldo_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + regulator-suspend-microvolt = <2000000>; > + }; > + }; > + > + vcc_3v3_s3: dcdc-reg8 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc_3v3_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + regulator-suspend-microvolt = <3300000>; > + }; > + }; > + > + vddq_ddr_s0: dcdc-reg9 { > + regulator-always-on; > + regulator-boot-on; > + regulator-name = "vddq_ddr_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vcc_1v8_s3: dcdc-reg10 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc_1v8_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + regulator-suspend-microvolt = <1800000>; > + }; > + }; > + > + avcc_1v8_s0: pldo-reg1 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "avcc_1v8_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vcc_1v8_s0: pldo-reg2 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc_1v8_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + regulator-suspend-microvolt = <1800000>; > + }; > + }; > + > + avdd_1v2_s0: pldo-reg3 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1200000>; > + regulator-name = "avdd_1v2_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vcc_3v3_s0: pldo-reg4 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vcc_3v3_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vccio_sd_s0: pldo-reg5 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-ramp-delay = <12500>; > + regulator-name = "vccio_sd_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + pldo6_s3: pldo-reg6 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "pldo6_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + regulator-suspend-microvolt = <1800000>; > + }; > + }; > + > + vdd_0v75_s3: nldo-reg1 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <750000>; > + regulator-max-microvolt = <750000>; > + regulator-name = "vdd_0v75_s3"; > + > + regulator-state-mem { > + regulator-on-in-suspend; > + regulator-suspend-microvolt = <750000>; > + }; > + }; > + > + vdd_ddr_pll_s0: nldo-reg2 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <850000>; > + regulator-name = "vdd_ddr_pll_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + regulator-suspend-microvolt = <850000>; > + }; > + }; > + > + avdd_0v75_s0: nldo-reg3 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <750000>; > + regulator-max-microvolt = <750000>; > + regulator-name = "avdd_0v75_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_0v85_s0: nldo-reg4 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <850000>; > + regulator-name = "vdd_0v85_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + > + vdd_0v75_s0: nldo-reg5 { > + regulator-always-on; > + regulator-boot-on; > + regulator-min-microvolt = <750000>; > + regulator-max-microvolt = <750000>; > + regulator-name = "vdd_0v75_s0"; > + > + regulator-state-mem { > + regulator-off-in-suspend; > + }; > + }; > + }; > + }; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&spi4 { > + num-cs = <1>; > + pinctrl-0 = <&spi4m1_cs0 &spi4m1_pins>; > + status = "disabled"; > +}; > + > +&tsadc { > + status = "okay"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart0 { > + pinctrl-0 = <&uart0m0_xfer>; > + status = "disabled"; > +}; > + > +/* Debug UART */ > +&uart2 { > + pinctrl-0 = <&uart2m0_xfer>; > + status = "okay"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart3 { > + pinctrl-0 = <&uart3m1_xfer>; > + status = "disabled"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart4 { > + pinctrl-0 = <&uart4m2_xfer>; > + status = "disabled"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart6 { > + pinctrl-0 = <&uart6m1_xfer>; > + status = "okay"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart7 { > + pinctrl-0 = <&uart7m2_xfer>; > + status = "disabled"; > +}; > + > +/* GPIO Connector, connected to 40-pin GPIO header */ > +&uart8 { > + pinctrl-0 = <&uart8m1_xfer>; > + status = "disabled"; > +}; > + > +&u2phy0 { > + status = "okay"; > +}; > + > +&u2phy0_otg { > + status = "okay"; > +}; > + > +&u2phy1 { > + status = "okay"; > +}; > + > +&u2phy1_otg { > + phy-supply = <&vcc_5v0_host_30>; > + status = "okay"; > +}; > + > +&u2phy2 { > + status = "okay"; > +}; > + > +&u2phy2_host { > + phy-supply = <&vcc_5v0_host_20>; > + status = "okay"; > +}; > + > +&u2phy3 { > + status = "okay"; > +}; > + > +&u2phy3_host { > + phy-supply = <&vcc_3v3_host_32>; > + status = "okay"; > +}; > + > +&usb_host0_ehci { > + status = "okay"; > +}; > + > +&usb_host0_ohci { > + status = "okay"; > +}; > + > +&usb_host0_xhci { > + dr_mode = "otg"; This is already default dr_mode for usb_host0_xhci. > + usb-role-switch; > + status = "okay"; > + > + port { > + #address-cells = <1>; > + #size-cells = <0>; > + > + dwc3_0_role_switch: endpoint@0 { > + reg = <0>; > + remote-endpoint = <&usbc0_role_sw>; > + }; > + }; > +}; > + > +&usb_host1_ehci { > + status = "okay"; > +}; > + > +&usb_host1_ohci { > + status = "okay"; > +}; > + > +/* Upper USB 3.0 port */ > +&usb_host1_xhci { > + dr_mode = "host"; > + status = "okay"; > +}; > + > +/* Lower USB 3.0 port */ > +&usb_host2_xhci { > + dr_mode = "host"; This is already default dr_mode for usb_host2_xhci. > + status = "okay"; > +}; > + > +&usbdp_phy0 { > + orientation-switch; > + sbu1-dc-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>; > + sbu2-dc-gpios = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>; > + status = "okay"; > + > + port { > + #address-cells = <1>; > + #size-cells = <0>; > + > + usbdp_phy0_orientation_switch: endpoint@0 { > + reg = <0>; > + remote-endpoint = <&usbc0_orien_sw>; > + }; > + > + usbdp_phy0_dp_altmode_mux: endpoint@1 { > + reg = <1>; > + remote-endpoint = <&dp_altmode_mux>; > + }; > + }; > +}; > + > +&usbdp_phy1 { > + status = "okay"; > +}; > + > +&vop { > + status = "okay"; > +}; > + > +&vop_mmu { > + status = "okay"; > +}; vop and vop_mmu node can probably be skipped for now. Regards, Jonas > + > +&wdt { > + status = "okay"; > +}; > -- > 2.43.0 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-27 19:02 ` Jonas Karlman @ 2024-05-27 20:54 ` Heiko Stübner 2024-05-28 15:55 ` Sebastian Kropatsch 2024-05-28 17:22 ` Sebastian Kropatsch 1 sibling, 1 reply; 12+ messages in thread From: Heiko Stübner @ 2024-05-27 20:54 UTC (permalink / raw) To: Sebastian Kropatsch, Jonas Karlman Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Am Montag, 27. Mai 2024, 21:02:02 CEST schrieb Jonas Karlman: > Hi Sebastian, > > On 2024-05-26 23:48, Sebastian Kropatsch wrote: > > The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on > > the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. > > > > Hardware features: > > - Rockchip RK3588 SoC > > - 4GB/8GB/16GB LPDDR4x RAM > > - 64GB eMMC > > - MicroSD card slot > > - 1x RTL8125B 2.5G Ethernet > > - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs > > - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A > > - 1x USB 3.0 Type-C with DP AltMode support > > - 2x HDMI 2.1 out, 1x HDMI in > > - MIPI-CSI Connector, MIPI-DSI Connector > > - 40-pin GPIO header > > - 4 buttons: power, reset, recovery, MASK, user button > > - 3.5mm Headphone out, 2.0mm PH-2A Mic in > > - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector > > > > PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 > > speed. Data lane mapping in the DT is done like described in commit > > f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). > > > > This device tree includes support for eMMC, SD card, ethernet, all USB2 > > and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as > > well as the buttons and LEDs. > > The GPIOs are labeled according to the schematics. > > > > Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> > > --- > > arch/arm64/boot/dts/rockchip/Makefile | 1 + > > .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ > > 2 files changed, 1270 insertions(+) > > create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > > Because the CM3588 is a SoM and the NAS is a carrier board this should > probably be split in two, cm3588.dtsi and cm3588-nas.dts. also, because of that way too generic name "cm", please incorporate the company name in the filename as well. For the same reason we named the rk3568-wolfvision-pf5.dts that way ;-) [Wolfvision being the company] So maybe: rk3588-friendlyelec-cm3588.dtsi and rk3588-friendlyelec-cm3588-nas.dts > > diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile > > index c544ff507d20..f1ff58bdf2cd 100644 > > --- a/arch/arm64/boot/dts/rockchip/Makefile > > +++ b/arch/arm64/boot/dts/rockchip/Makefile > > @@ -114,6 +114,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5.dtb > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-display-vz.dtbo > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-io-expander.dtbo > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-armsom-sige7.dtb > > +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-cm3588-nas.dtb > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-coolpi-cm5-evb.dtb > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-io.dtb > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-wifi.dtbo > > diff --git a/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > > new file mode 100644 > > index 000000000000..6c45b376d001 > > --- /dev/null > > +++ b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > > @@ -0,0 +1,1269 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. > > + * Copyright (c) 2023 FriendlyElec Computer Tech. Co., Ltd. > > + * Copyright (c) 2023 Thomas McKahan > > + * Copyright (c) 2024 Sebastian Kropatsch > > + * > > + */ > > + > > +/dts-v1/; > > + > > +#include <dt-bindings/gpio/gpio.h> > > +#include <dt-bindings/input/input.h> > > +#include <dt-bindings/pinctrl/rockchip.h> > > +#include <dt-bindings/soc/rockchip,vop2.h> > > +#include <dt-bindings/usb/pd.h> > > +#include "rk3588.dtsi" > > + > > +/ { > > + model = "FriendlyElec CM3588 NAS"; > > + compatible = "friendlyarm,cm3588-nas", "rockchip,rk3588"; > > Maybe this should be something like: > > "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588"; This also needs an update of the binding document. Please use a similar notion as the other som + baseboard entries (const for the som + enum with one entry with the baseboard) [...] > > +/* Connected to 5V Fan */ > > +&pwm1 { > > + pinctrl-0 = <&pwm1m1_pins>; > > pinctrl-names is missing, should typically always be defined together > with pinctrl-X props, same for multiple nodes. A rationale being that you don't want the soc dtsi in a later stage adding a possible pinctrl-1 with the board only overriding the pinctrl-0. When you set the pinctrl-names as well, you get independent from that. Thanks Heiko ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-27 20:54 ` Heiko Stübner @ 2024-05-28 15:55 ` Sebastian Kropatsch 2024-05-29 7:57 ` Heiko Stübner 0 siblings, 1 reply; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-28 15:55 UTC (permalink / raw) To: Heiko Stübner, Jonas Karlman Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hello Heiko, Am 27.05.2024 um 22:54 schrieb Heiko Stübner: > Am Montag, 27. Mai 2024, 21:02:02 CEST schrieb Jonas Karlman: >> Hi Sebastian, >> >> On 2024-05-26 23:48, Sebastian Kropatsch wrote: >>> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on >>> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. >>> >>> Hardware features: >>> - Rockchip RK3588 SoC >>> - 4GB/8GB/16GB LPDDR4x RAM >>> - 64GB eMMC >>> - MicroSD card slot >>> - 1x RTL8125B 2.5G Ethernet >>> - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs >>> - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A >>> - 1x USB 3.0 Type-C with DP AltMode support >>> - 2x HDMI 2.1 out, 1x HDMI in >>> - MIPI-CSI Connector, MIPI-DSI Connector >>> - 40-pin GPIO header >>> - 4 buttons: power, reset, recovery, MASK, user button >>> - 3.5mm Headphone out, 2.0mm PH-2A Mic in >>> - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector >>> >>> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 >>> speed. Data lane mapping in the DT is done like described in commit >>> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). >>> >>> This device tree includes support for eMMC, SD card, ethernet, all USB2 >>> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as >>> well as the buttons and LEDs. >>> The GPIOs are labeled according to the schematics. >>> >>> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> >>> --- >>> arch/arm64/boot/dts/rockchip/Makefile | 1 + >>> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ >>> 2 files changed, 1270 insertions(+) >>> create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >> >> Because the CM3588 is a SoM and the NAS is a carrier board this should >> probably be split in two, cm3588.dtsi and cm3588-nas.dts. > > also, because of that way too generic name "cm", please incorporate the > company name in the filename as well. For the same reason we named > the rk3568-wolfvision-pf5.dts that way ;-) [Wolfvision being the company] > > So maybe: > rk3588-friendlyelec-cm3588.dtsi and rk3588-friendlyelec-cm3588-nas.dts > Yes, I agree that the name is very generic. I struggled with this as well, but your suggestion sounds good! In this case, is it also preferred to change the commit message to include the company name event though the commit message subject exceeds 50 characters this way? ("arm64: dts: rockchip: Add FriendlyElec CM3588 NAS board") > >>> diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile >>> index c544ff507d20..f1ff58bdf2cd 100644 >>> --- a/arch/arm64/boot/dts/rockchip/Makefile >>> +++ b/arch/arm64/boot/dts/rockchip/Makefile >>> @@ -114,6 +114,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5.dtb >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-display-vz.dtbo >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-io-expander.dtbo >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-armsom-sige7.dtb >>> +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-cm3588-nas.dtb >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-coolpi-cm5-evb.dtb >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-io.dtb >>> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-wifi.dtbo >>> diff --git a/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >>> new file mode 100644 >>> index 000000000000..6c45b376d001 >>> --- /dev/null >>> +++ b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >>> @@ -0,0 +1,1269 @@ >>> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) >>> +/* >>> + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. >>> + * Copyright (c) 2023 FriendlyElec Computer Tech. Co., Ltd. >>> + * Copyright (c) 2023 Thomas McKahan >>> + * Copyright (c) 2024 Sebastian Kropatsch >>> + * >>> + */ >>> + >>> +/dts-v1/; >>> + >>> +#include <dt-bindings/gpio/gpio.h> >>> +#include <dt-bindings/input/input.h> >>> +#include <dt-bindings/pinctrl/rockchip.h> >>> +#include <dt-bindings/soc/rockchip,vop2.h> >>> +#include <dt-bindings/usb/pd.h> >>> +#include "rk3588.dtsi" >>> + >>> +/ { >>> + model = "FriendlyElec CM3588 NAS"; >>> + compatible = "friendlyarm,cm3588-nas", "rockchip,rk3588"; >> >> Maybe this should be something like: >> >> "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588"; > > This also needs an update of the binding document. Please use a similar > notion as the other som + baseboard entries > (const for the som + enum with one entry with the baseboard) > Yes, will do! > [...] > > >>> +/* Connected to 5V Fan */ >>> +&pwm1 { >>> + pinctrl-0 = <&pwm1m1_pins>; >> >> pinctrl-names is missing, should typically always be defined together >> with pinctrl-X props, same for multiple nodes. > > A rationale being that you don't want the soc dtsi in a later stage adding > a possible pinctrl-1 with the board only overriding the pinctrl-0. > When you set the pinctrl-names as well, you get independent from that. > > > Thanks > Heiko > Thank you for exmplaining the retionale behind this! I'll add pinctrl-names on every instance where pinctrl-0 is present. Best regards, Sebastian ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-28 15:55 ` Sebastian Kropatsch @ 2024-05-29 7:57 ` Heiko Stübner 2024-05-29 15:53 ` Sebastian Kropatsch 0 siblings, 1 reply; 12+ messages in thread From: Heiko Stübner @ 2024-05-29 7:57 UTC (permalink / raw) To: Jonas Karlman, Sebastian Kropatsch Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hi Sebastian, Am Dienstag, 28. Mai 2024, 17:55:55 CEST schrieb Sebastian Kropatsch: > Am 27.05.2024 um 22:54 schrieb Heiko Stübner: > > Am Montag, 27. Mai 2024, 21:02:02 CEST schrieb Jonas Karlman: > >> On 2024-05-26 23:48, Sebastian Kropatsch wrote: > >>> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on > >>> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. > >>> > >>> Hardware features: > >>> - Rockchip RK3588 SoC > >>> - 4GB/8GB/16GB LPDDR4x RAM > >>> - 64GB eMMC > >>> - MicroSD card slot > >>> - 1x RTL8125B 2.5G Ethernet > >>> - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs > >>> - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A > >>> - 1x USB 3.0 Type-C with DP AltMode support > >>> - 2x HDMI 2.1 out, 1x HDMI in > >>> - MIPI-CSI Connector, MIPI-DSI Connector > >>> - 40-pin GPIO header > >>> - 4 buttons: power, reset, recovery, MASK, user button > >>> - 3.5mm Headphone out, 2.0mm PH-2A Mic in > >>> - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector > >>> > >>> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 > >>> speed. Data lane mapping in the DT is done like described in commit > >>> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). > >>> > >>> This device tree includes support for eMMC, SD card, ethernet, all USB2 > >>> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as > >>> well as the buttons and LEDs. > >>> The GPIOs are labeled according to the schematics. > >>> > >>> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> > >>> --- > >>> arch/arm64/boot/dts/rockchip/Makefile | 1 + > >>> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ > >>> 2 files changed, 1270 insertions(+) > >>> create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > >> > >> Because the CM3588 is a SoM and the NAS is a carrier board this should > >> probably be split in two, cm3588.dtsi and cm3588-nas.dts. > > > > also, because of that way too generic name "cm", please incorporate the > > company name in the filename as well. For the same reason we named > > the rk3568-wolfvision-pf5.dts that way ;-) [Wolfvision being the company] > > > > So maybe: > > rk3588-friendlyelec-cm3588.dtsi and rk3588-friendlyelec-cm3588-nas.dts > > > > Yes, I agree that the name is very generic. I struggled with this as > well, but your suggestion sounds good! > > In this case, is it also preferred to change the commit message to > include the company name event though the commit message subject exceeds > 50 characters this way? > ("arm64: dts: rockchip: Add FriendlyElec CM3588 NAS board") Were does a 50 character limit even come from? In other words, the subject should be meaningful and with the needed prefixes adhering to a 50 chars maxlen would cause pretty unreadable subject in a lot of cases. So the proposed subject is absolutely fine :-) . Heiko ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-29 7:57 ` Heiko Stübner @ 2024-05-29 15:53 ` Sebastian Kropatsch 0 siblings, 0 replies; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-29 15:53 UTC (permalink / raw) To: Heiko Stübner, Jonas Karlman Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hello Heiko, Am 29.05.2024 um 09:57 schrieb Heiko Stübner: > Hi Sebastian, > > Am Dienstag, 28. Mai 2024, 17:55:55 CEST schrieb Sebastian Kropatsch: >> Am 27.05.2024 um 22:54 schrieb Heiko Stübner: >>> Am Montag, 27. Mai 2024, 21:02:02 CEST schrieb Jonas Karlman: >>>> On 2024-05-26 23:48, Sebastian Kropatsch wrote: >>>>> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on >>>>> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. >>>>> >>>>> Hardware features: >>>>> - Rockchip RK3588 SoC >>>>> - 4GB/8GB/16GB LPDDR4x RAM >>>>> - 64GB eMMC >>>>> - MicroSD card slot >>>>> - 1x RTL8125B 2.5G Ethernet >>>>> - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs >>>>> - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A >>>>> - 1x USB 3.0 Type-C with DP AltMode support >>>>> - 2x HDMI 2.1 out, 1x HDMI in >>>>> - MIPI-CSI Connector, MIPI-DSI Connector >>>>> - 40-pin GPIO header >>>>> - 4 buttons: power, reset, recovery, MASK, user button >>>>> - 3.5mm Headphone out, 2.0mm PH-2A Mic in >>>>> - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector >>>>> >>>>> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 >>>>> speed. Data lane mapping in the DT is done like described in commit >>>>> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). >>>>> >>>>> This device tree includes support for eMMC, SD card, ethernet, all USB2 >>>>> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as >>>>> well as the buttons and LEDs. >>>>> The GPIOs are labeled according to the schematics. >>>>> >>>>> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> >>>>> --- >>>>> arch/arm64/boot/dts/rockchip/Makefile | 1 + >>>>> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ >>>>> 2 files changed, 1270 insertions(+) >>>>> create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >>>> >>>> Because the CM3588 is a SoM and the NAS is a carrier board this should >>>> probably be split in two, cm3588.dtsi and cm3588-nas.dts. >>> >>> also, because of that way too generic name "cm", please incorporate the >>> company name in the filename as well. For the same reason we named >>> the rk3568-wolfvision-pf5.dts that way ;-) [Wolfvision being the company] >>> >>> So maybe: >>> rk3588-friendlyelec-cm3588.dtsi and rk3588-friendlyelec-cm3588-nas.dts >>> >> >> Yes, I agree that the name is very generic. I struggled with this as >> well, but your suggestion sounds good! >> >> In this case, is it also preferred to change the commit message to >> include the company name event though the commit message subject exceeds >> 50 characters this way? >> ("arm64: dts: rockchip: Add FriendlyElec CM3588 NAS board") > > Were does a 50 character limit even come from? > In other words, the subject should be meaningful and with the needed > prefixes adhering to a 50 chars maxlen would cause pretty unreadable > subject in a lot of cases. > > So the proposed subject is absolutely fine :-) . > The 50 character limit is actually recommended in the Git docs: "Though not required, it’s a good idea to begin the commit message with a single short (no more than 50 characters) line summarizing the change, followed by a blank line and then a more thorough description." [1] VS Code also has vertical lines in the commit editor indicating if your line has more than 50 (first line) or 72 (other lines) chars. And other outlets have mentioned the "50/72 rule" [2,3] as well. The rule of word-wrapping at 72 characters was even mentioned by Linus, albeit in 2012: "[...] the rule is simple: we use 72-character columns for word wrapping, except for quoted material that has a specific line format." [4] But yeah as you're saying, while a subject should be short but meaningful, such a limit probbaly doesn't make a lot of sense in this current age. I likely read too much into those rules trying to learn about all the things on how to make a good contribution to the kernel, with mailing lists, formatting and so on. I won't try to stay on 50 chars too rigorously in the future :) Thanks, Sebastian [1] https://git-scm.com/docs/git-commit#_discussion [2] https://www.baeldung.com/ops/git-commit-messages#3-the-5072-rule [3] https://preslav.me/2015/02/21/what-s-with-the-50-72-rule/ [4] https://github.com/torvalds/linux/pull/17#issuecomment-5661185 ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-27 19:02 ` Jonas Karlman 2024-05-27 20:54 ` Heiko Stübner @ 2024-05-28 17:22 ` Sebastian Kropatsch 2024-05-29 0:10 ` Dragan Simic 1 sibling, 1 reply; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-28 17:22 UTC (permalink / raw) To: Jonas Karlman, Heiko Stuebner Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hi Jonas, thanks for your feedback! (Sorry if you got this message twice, last one was held up) Am 27.05.2024 um 21:02 schrieb Jonas Karlman: > Hi Sebastian, > > On 2024-05-26 23:48, Sebastian Kropatsch wrote: >> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based on >> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. >> >> Hardware features: >> - Rockchip RK3588 SoC >> - 4GB/8GB/16GB LPDDR4x RAM >> - 64GB eMMC >> - MicroSD card slot >> - 1x RTL8125B 2.5G Ethernet >> - 4x M.2 M-Key with PCIe 3.0 x1 (via bifurcation) for NVMe SSDs >> - 2x USB 3.0 (USB 3.1 Gen1) Type-A, 1x USB 2.0 Type-A >> - 1x USB 3.0 Type-C with DP AltMode support >> - 2x HDMI 2.1 out, 1x HDMI in >> - MIPI-CSI Connector, MIPI-DSI Connector >> - 40-pin GPIO header >> - 4 buttons: power, reset, recovery, MASK, user button >> - 3.5mm Headphone out, 2.0mm PH-2A Mic in >> - 5V Fan connector, PWM buzzer, IR receiver, RTC battery connector >> >> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 >> speed. Data lane mapping in the DT is done like described in commit >> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). >> >> This device tree includes support for eMMC, SD card, ethernet, all USB2 >> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as >> well as the buttons and LEDs. >> The GPIOs are labeled according to the schematics. >> >> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> >> --- >> arch/arm64/boot/dts/rockchip/Makefile | 1 + >> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 +++++++++++++++++ >> 2 files changed, 1270 insertions(+) >> create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts > > Because the CM3588 is a SoM and the NAS is a carrier board this should > probably be split in two, cm3588.dtsi and cm3588-nas.dts. > I thought about this before submitting. My reason for not splitting this into two files for now was that as far as I know this board is the only combination for the CM, maybe no other daughter board will ever get released. If another carrier board compatible with the CM3588 is released, the splitting could be done at that point in time. But since both you and Heiko prefer to have it split, I will figure out a way how and which parts will have to split up to the CM so we can have two files in the end. I guess most things will go into the NAS dts anyway. I'll have a look how other Rockchip compute modules with split device trees were done in the past and orient myself by that. >> >> diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile >> index c544ff507d20..f1ff58bdf2cd 100644 >> --- a/arch/arm64/boot/dts/rockchip/Makefile >> +++ b/arch/arm64/boot/dts/rockchip/Makefile >> @@ -114,6 +114,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5.dtb >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-display-vz.dtbo >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-wolfvision-pf5-io-expander.dtbo >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-armsom-sige7.dtb >> +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-cm3588-nas.dtb >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-coolpi-cm5-evb.dtb >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-io.dtb >> dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-edgeble-neu6a-wifi.dtbo >> diff --git a/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >> new file mode 100644 >> index 000000000000..6c45b376d001 >> --- /dev/null >> +++ b/arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >> @@ -0,0 +1,1269 @@ >> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) >> +/* >> + * Copyright (c) 2021 Rockchip Electronics Co., Ltd. >> + * Copyright (c) 2023 FriendlyElec Computer Tech. Co., Ltd. >> + * Copyright (c) 2023 Thomas McKahan >> + * Copyright (c) 2024 Sebastian Kropatsch >> + * >> + */ >> + >> +/dts-v1/; >> + >> +#include <dt-bindings/gpio/gpio.h> >> +#include <dt-bindings/input/input.h> >> +#include <dt-bindings/pinctrl/rockchip.h> >> +#include <dt-bindings/soc/rockchip,vop2.h> >> +#include <dt-bindings/usb/pd.h> >> +#include "rk3588.dtsi" >> + >> +/ { >> + model = "FriendlyElec CM3588 NAS"; >> + compatible = "friendlyarm,cm3588-nas", "rockchip,rk3588"; > > Maybe this should be something like: > > "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588"; > >> + >> + aliases { >> + mmc0 = &sdhci; >> + mmc1 = &sdmmc; >> + }; >> + >> + chosen { >> + stdout-path = "serial2:1500000n8"; >> + }; >> + >> + adc_keys: adc-keys { >> + compatible = "adc-keys"; >> + io-channels = <&saradc 1>; >> + io-channel-names = "buttons"; >> + keyup-threshold-microvolt = <1800000>; >> + poll-interval = <100>; >> + >> + button-vol-up { >> + label = "Volume Up"; >> + linux,code = <KEY_VOLUMEUP>; >> + press-threshold-microvolt = <17000>; >> + }; >> + }; >> + >> + analog-sound { >> + compatible = "simple-audio-card"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&headphone_detect>; >> + >> + simple-audio-card,name = "realtek,rt5616-codec"; >> + simple-audio-card,format = "i2s"; >> + simple-audio-card,mclk-fs = <256>; >> + >> + simple-audio-card,hp-det-gpio = <&gpio1 RK_PC4 GPIO_ACTIVE_LOW>; >> + >> + simple-audio-card,routing = >> + "Headphones", "HPOL", >> + "Headphones", "HPOR", >> + "MIC1", "Microphone Jack", >> + "Microphone Jack", "micbias1"; >> + simple-audio-card,widgets = >> + "Headphone", "Headphones", >> + "Microphone", "Microphone Jack"; >> + >> + simple-audio-card,cpu { >> + sound-dai = <&i2s0_8ch>; >> + }; >> + >> + simple-audio-card,codec { >> + sound-dai = <&rt5616>; >> + }; >> + }; >> + >> + fan: pwm-fan { >> + compatible = "pwm-fan"; >> + #cooling-cells = <2>; >> + cooling-levels = <0 50 80 120 160 220>; >> + fan-supply = <&vcc_5v0_sys>; >> + pwms = <&pwm1 0 50000 0>; >> + }; >> + >> + gpio_keys: gpio-keys { >> + compatible = "gpio-keys"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&key1_pin>; >> + >> + button-user { >> + debounce-interval = <50>; >> + gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>; >> + label = "User Button"; >> + linux,code = <BTN_1>; >> + wakeup-source; >> + }; >> + }; >> + >> + leds { >> + compatible = "gpio-leds"; >> + >> + led_sys: led-0 { >> + gpios = <&gpio2 RK_PC5 GPIO_ACTIVE_HIGH>; >> + label = "system-led"; >> + linux,default-trigger = "heartbeat"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&led_sys_pin>; >> + }; >> + >> + led_usr: led-1 { >> + gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>; >> + label = "user-led"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&led_usr_pin>; >> + }; >> + }; >> + >> + vcc_12v_dcin: vcc-12v-dcin-regulator { > > Fixed regulators should use the recommended nodename, i.e. a regulator- > prefix. > Almost every Rockchip device tree that I checked is using a *-regulator naming scheme instead of regulator-* , so I tried to blend it in. But thanks for making me aware of the preferred naming scheme. For anyone wondering, a very recent commit from 29/04/2024 b6d4b3500d57 ("regulator: dt-bindings: fixed-regulator: Add a preferred node name" [1]) defined "regulator-[0-9]v[0-9]" as the preferred node name for fixed regulators. [1] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/Documentation/devicetree/bindings/regulator/fixed-regulator.yaml?id=b6d4b3500d57370f5b3abf0701c9166b384db976 >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc_12v_dcin"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <12000000>; >> + regulator-max-microvolt = <12000000>; >> + }; >> + >> + /* vcc_5v0_sys powers the peripherals */ >> + vcc_5v0_sys: vcc-5v0-sys-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc_5v0_sys"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <5000000>; >> + regulator-max-microvolt = <5000000>; >> + vin-supply = <&vcc_12v_dcin>; >> + }; >> + >> + vcc_5v0_host_20: vcc-5v0-host-20 { >> + compatible = "regulator-fixed"; >> + enable-active-high; >> + gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&vcc_5v0_host20_en>; >> + regulator-name = "vcc_5v0_host_20"; >> + regulator-min-microvolt = <5000000>; >> + regulator-max-microvolt = <5000000>; >> + vin-supply = <&vcc_5v0_sys>; >> + }; >> + >> + vcc_5v0_host_30: vcc-5v0-host-30 { >> + compatible = "regulator-fixed"; >> + enable-active-high; >> + gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; > > Use the recommended gpios prop. > Also here, thanks for making me aware that 'gpios' is preferred over 'gpio'. Can you point me to where the difference between these two is documented and that 'gpios' is recommended? I only found the information in the message of commit 12df2c182ccb ("regulator: dt-bindings: fixed-regulator: allow gpios property" [2]). Dt-bindings 'fixed-regulator.yaml' doesn't have much info on this. [2] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/Documentation/devicetree/bindings/regulator/fixed-regulator.yaml?id=12df2c182ccb850988d2680a422211a812fb5cb2 >> + pinctrl-names = "default"; >> + pinctrl-0 = <&vcc_5v0_host30_en>; >> + regulator-name = "vcc_5v0_host_30"; >> + regulator-min-microvolt = <5000000>; >> + regulator-max-microvolt = <5000000>; >> + vin-supply = <&vcc_5v0_sys>; >> + }; >> + >> + vcc_3v3_host_32: vcc-3v3-host-32-regulator { >> + compatible = "regulator-fixed"; >> + enable-active-high; >> + gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&vcc_3v3_host32_en>; >> + regulator-name = "vcc_3v3_host_32"; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + vin-supply = <&vcc_5v0_sys>; >> + }; >> + >> + vbus_5v0_typec: vbus-5v0-typec-regulator { >> + compatible = "regulator-fixed"; >> + enable-active-high; >> + gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>; > > Same, use the recommended gpios prop. > >> + pinctrl-names = "default"; >> + pinctrl-0 = <&typec_5v_pwr_en>; >> + regulator-name = "vbus_5v0_typec"; >> + regulator-min-microvolt = <5000000>; >> + regulator-max-microvolt = <5000000>; >> + vin-supply = <&vcc_5v0_sys>; >> + }; >> + >> + /* vcc_4v0_sys powers the RK806, RK860's */ >> + vcc_4v0_sys: vcc-4v0-sys-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc_4v0_sys"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <4000000>; >> + regulator-max-microvolt = <4000000>; >> + vin-supply = <&vcc_12v_dcin>; >> + }; >> + >> + vcc_3v3_pcie20: vcc-3v3-pcie20-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc_3v3_pcie20"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + vin-supply = <&vcc_3v3_s3>; >> + }; >> + >> + vcc_3v3_pcie30: vcc-3v3-pcie30-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc_3v3_pcie30"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + vin-supply = <&vcc_5v0_sys>; >> + }; >> + >> + vcc_3v3_sd_s0: vcc-3v3-sd-s0-regulator { >> + compatible = "regulator-fixed"; >> + gpio = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&sd_s0_pwr>; >> + regulator-boot-on; >> + regulator-max-microvolt = <3300000>; >> + regulator-min-microvolt = <3300000>; >> + regulator-name = "vcc_3v3_sd_s0"; >> + vin-supply = <&vcc_3v3_s3>; >> + }; >> + >> + vcc_1v1_nldo_s3: vcc-1v1-nldo-s3-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vcc-1v1-nldo-s3"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1100000>; >> + regulator-max-microvolt = <1100000>; >> + vin-supply = <&vcc_4v0_sys>; >> + }; >> +}; >> + >> +&combphy0_ps { >> + status = "okay"; >> +}; >> + >> +&combphy1_ps { >> + status = "okay"; >> +}; >> + >> +&combphy2_psu { >> + status = "okay"; >> +}; >> + >> +&cpu_l0 { >> + cpu-supply = <&vdd_cpu_lit_s0>; >> +}; >> + >> +&cpu_l1 { >> + cpu-supply = <&vdd_cpu_lit_s0>; >> +}; >> + >> +&cpu_l2 { >> + cpu-supply = <&vdd_cpu_lit_s0>; >> +}; >> + >> +&cpu_l3 { >> + cpu-supply = <&vdd_cpu_lit_s0>; >> +}; >> + >> +&cpu_b0 { >> + cpu-supply = <&vdd_cpu_big0_s0>; >> +}; >> + >> +&cpu_b1 { >> + cpu-supply = <&vdd_cpu_big0_s0>; >> +}; >> + >> +&cpu_b2 { >> + cpu-supply = <&vdd_cpu_big1_s0>; >> +}; >> + >> +&cpu_b3 { >> + cpu-supply = <&vdd_cpu_big1_s0>; >> +}; >> + >> +/* GPIO names are in the format "Human-readable-name [SIGNAL_LABEL]" */ >> +/* Signal labels match the official CM3588 NAS schematic revision 2309 */ >> +&gpio0 { >> + gpio-line-names = >> + /* GPIO0 A0-A7 */ >> + "", "", "", "", >> + "MicroSD detect [SDMMC_DET_L]", "", "", "", >> + /* GPIO0 B0-B7 */ >> + "", "", "", "", >> + "", "", "", "", >> + /* GPIO0 C0-C7 */ >> + "", "", "", "", >> + "Pin 10 [UART0_RX_M0]", "Pin 08 [UART0_TX_M0/PWM4_M0]", "Pin 32 [PWM5_M1]", "", >> + /* GPIO0 D0-D7 */ >> + "", "", "", "USB3 Type-C [CC_INT_L]", >> + "IR sensor [PWM3_IR_M0]", "User Button", "", ""; >> +}; >> + >> +&gpio1 { >> + gpio-line-names = >> + /* GPIO1 A0-A7 */ >> + "Pin 27 [UART6_RX_M1]", "Pin 28 [UART6_TX_M1]", "", "", >> + "USB2 Type-A [USB2_PWREN]", "", "", "Pin 15", >> + /* GPIO1 B0-B7 */ >> + "Pin 26", "Pin 21 [SPI0_MISO_M2]", "Pin 19 [SPI0_MOSI_M2/UART4_RX_M2]", "Pin 23 [SPI0_CLK_M2/UART4_TX_M2]", >> + "Pin 24 [SPI0_CS0_M2/UART7_RX_M2]", "Pin 22 [SPI0_CS1_M0/UART7_TX_M2]", "", "CSI-Pin 14 [MIPI_CAM2_CLKOUT]", >> + /* GPIO1 C0-C7 */ >> + "", "", "", "", >> + "Headphone detect [HP_DET_L]", "", "", "", >> + /* GPIO1 D0-D7 */ >> + "", "", "[TYPEC5V_PW REN_H]", "5V Fan [PWM1_M1]", >> + "", "HDMI-in detect[HDMIIRX_DET_L]", "Pin 05 [I2C8_SCL_M2]", "Pin 03 [I2C8_SDA_M2]"; >> +}; >> + >> +&gpio2 { >> + gpio-line-names = >> + /* GPIO2 A0-A7 */ >> + "", "", "", "", >> + "", "", "SPI NOR Flash [FSPI_D0_M1]", "SPI NOR Flash [FSPI_D1_M1]", >> + /* GPIO2 B0-B7 */ >> + "SPI NOR Flash [FSPI_D2_M1]", "SPI NOR Flash [FSPI_D3_M1]", "", "SPI NOR Flash [FSPI_CLK_M1]", >> + "SPI NOR Flash [FSPI_CSN0_M1]", "", "", "", >> + /* GPIO2 C0-C7 */ >> + "", "CSI-Pin 11 [MIPI_CAM2_RESET_L]", "CSI-Pin 12 [MIPI_CAM2_PDN_L]", "", >> + "", "", "", "", >> + /* GPIO2 D0-D7 */ >> + "", "", "", "", >> + "", "", "", ""; >> +}; >> + >> +&gpio3 { >> + gpio-line-names = >> + /* GPIO3 A0-A7 */ >> + "Pin 35 [SPI4_MISO_M1/PW M10_M0]", "Pin 38 [SPI4_MOSI_M1]", "Pin 40 [SPI4_CLK_M1/UART8_TX_M1]", "Pin 36 [SPI4_CS0_M1/UART8_RX_M1]", >> + "Pin 37 [SPI4_CS1_M1]", "USB3 Type-A Port 2 [USB3_2_PWREN]", "DSI-Pin 12 [LCD_RST]", "Buzzer [PW M8_M0]", >> + /* GPIO3 B0-B7 */ >> + "Pin 33 [PW M9_M0]", "DSI-Pin 10 [PW M2_M1/LCD_BL]", "Pin 07", "Pin 16", >> + "Pin 18", "Pin 29 [UART3_TX_M1/PW M12_M0]", "Pin 31 [UART3_RX_M1/PW M13_M0]", "Pin 12", >> + /* GPIO3 C0-C7 */ >> + "DSI-Pin 08 [TP_INT_L]", "DSI-Pin 14 [TP_RST_L]", "Pin 11 [PWM14_M0]", "Pin 13 [PWM15_IR_M0]", >> + "", "", "", "DSI-Pin 06 [I2C5_SCL_M0_TP]", >> + /* GPIO3 D0-D7 */ >> + "DSI-Pin 05 [I2C5_SDA_M0_TP]", "", "", "", >> + "", "", "", ""; >> +}; >> + >> +&gpio4 { >> + gpio-line-names = >> + /* GPIO4 A0-A7 */ >> + "", "", "M.2 M-Key Socket 4 [M2_D_PERST_L]", "", >> + "", "", "", "", >> + /* GPIO4 B0-B7 */ >> + "USB3 Type-A Port 1 [USB3_TYPEC1_PWREN]", "", "", "M.2 M-Key Socket 3 [M2_C_PERST_L]", >> + "M.2 M-Key Socket 2 [M2_B_PERST_L]", "M.2 M-Key Socket 1 [M2_A_CLKREQ_L]", "M.2 M-Key Socket 1 [M2_A_PERST_L]", "", >> + /* GPIO4 C0-C7 */ >> + "", "", "", "", >> + "", "", "", "", >> + /* GPIO4 D0-D7 */ >> + "", "", "", "", >> + "", "", "", ""; >> +}; >> + >> +&gpu { >> + mali-supply = <&vdd_gpu_s0>; >> + sram-supply = <&vdd_gpu_mem_s0>; >> + status = "okay"; >> +}; >> + >> +&hdptxphy_hdmi0 { >> + status = "okay"; > > HDMI support is not ready for RK3588 and no other board enable the HDMI > PHY yet, maybe wait with this? > The PHY node is in rk3588s.dtsi already, so I thought it was okay to include. But I can remove it for now until HDMI is fully supported. >> +}; >> + >> +&i2c0 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2c0m2_xfer>; >> + status = "okay"; >> + >> + vdd_cpu_big0_s0: regulator@42 { >> + compatible = "rockchip,rk8602"; >> + reg = <0x42>; >> + fcs,suspend-voltage-selector = <1>; >> + regulator-name = "vdd_cpu_big0_s0"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <1050000>; >> + regulator-ramp-delay = <2300>; >> + vin-supply = <&vcc_4v0_sys>; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_cpu_big1_s0: regulator@43 { >> + compatible = "rockchip,rk8603", "rockchip,rk8602"; >> + reg = <0x43>; >> + fcs,suspend-voltage-selector = <1>; >> + regulator-name = "vdd_cpu_big1_s0"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <1050000>; >> + regulator-ramp-delay = <2300>; >> + vin-supply = <&vcc_4v0_sys>; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> +}; >> + >> +&i2c2 { >> + status = "okay"; >> + >> + vdd_npu_s0: regulator@42 { >> + compatible = "rockchip,rk8602"; >> + reg = <0x42>; >> + fcs,suspend-voltage-selector = <1>; >> + regulator-name = "vdd_npu_s0"; >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <950000>; >> + regulator-ramp-delay = <2300>; >> + vin-supply = <&vcc_4v0_sys>; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> +}; >> + >> +&i2c4 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2c4m3_xfer>; >> + status = "disabled"; >> +}; >> + >> +/* Connected to MIPI-DSI0 */ >> +&i2c5 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2c5m0_xfer>; >> + status = "disabled"; >> +}; >> + >> +&i2c6 { >> + clock-frequency = <200000>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2c6m0_xfer>; >> + status = "okay"; >> + >> + fusb302: typec-portc@22 { >> + compatible = "fcs,fusb302"; >> + reg = <0x22>; >> + interrupt-parent = <&gpio0>; >> + interrupts = <RK_PD3 IRQ_TYPE_LEVEL_LOW>; >> + pinctrl-0 = <&usbc0_int>; >> + pinctrl-names = "default"; >> + vbus-supply = <&vbus_5v0_typec>; >> + >> + usb_con: connector { >> + compatible = "usb-c-connector"; >> + data-role = "dual"; >> + label = "USB-C"; >> + op-sink-microwatt = <1000000>; >> + power-role = "dual"; >> + source-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)>; >> + sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; >> + try-power-role = "sink"; >> + >> + ports { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + port@0 { >> + reg = <0>; >> + >> + usbc0_orien_sw: endpoint { >> + remote-endpoint = <&usbdp_phy0_orientation_switch>; >> + }; >> + }; >> + >> + port@1 { >> + reg = <1>; >> + >> + usbc0_role_sw: endpoint { >> + remote-endpoint = <&dwc3_0_role_switch>; >> + }; >> + }; >> + >> + port@2 { >> + reg = <2>; >> + >> + dp_altmode_mux: endpoint { >> + remote-endpoint = <&usbdp_phy0_dp_altmode_mux>; >> + }; >> + }; >> + }; >> + }; >> + }; >> + >> + hym8563: rtc@51 { >> + compatible = "haoyu,hym8563"; >> + reg = <0x51>; >> + #clock-cells = <0>; >> + clock-output-names = "hym8563"; >> + interrupt-parent = <&gpio0>; >> + interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&hym8563_int>; >> + wakeup-source; >> + }; >> +}; >> + >> +/* Connected to MIPI-CSI1 */ >> +&i2c7 { >> + clock-frequency = <200000>; >> + status = "okay"; >> + >> + rt5616: audio-codec@1b { >> + compatible = "realtek,rt5616"; >> + reg = <0x1b>; >> + #sound-dai-cells = <0>; >> + }; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&i2c8 { >> + pinctrl-0 = <&i2c8m2_xfer>; >> + status = "okay"; >> +}; >> + >> +&i2s0_8ch { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&i2s0_lrck >> + &i2s0_mclk >> + &i2s0_sclk >> + &i2s0_sdi0 >> + &i2s0_sdo0>; >> + status = "okay"; >> +}; >> + >> +&i2s5_8ch { >> + status = "okay"; >> +}; >> + >> +&i2s6_8ch { >> + status = "okay"; >> +}; >> + >> +&i2s7_8ch { >> + status = "okay"; >> +}; >> + >> +&pcie2x1l0 { >> + /* 2. M.2 slot, CON14: pcie30phy port0 lane1, @fe170000 */ >> + max-link-speed = <3>; >> + num-lanes = <1>; >> + phys = <&pcie30phy>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pcie2_0_rst>; >> + reset-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; >> + vpcie3v3-supply = <&vcc_3v3_pcie30>; >> + status = "okay"; >> +}; >> + >> +&pcie2x1l1 { >> + /* 4. M.2 slot, CON16: pcie30phy port1 lane1, @fe180000 */ >> + max-link-speed = <3>; >> + num-lanes = <1>; >> + phys = <&pcie30phy>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pcie2_1_rst>; >> + reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>; >> + vpcie3v3-supply = <&vcc_3v3_pcie30>; >> + status = "okay"; >> +}; >> + >> +&pcie2x1l2 { >> + /* r8125 ethernet, @fe190000 */ >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pcie2_2_rst>; >> + reset-gpios = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>; >> + vpcie3v3-supply = <&vcc_3v3_pcie20>; >> + status = "okay"; >> +}; >> + >> +&pcie30phy { >> + /* >> + * Data lane mapping <1 3 2 4> = x1x1 x1x1 (bifurcation of both ports) >> + * port 0 lane 0 - always mapped to controller 0 (4L) >> + * port 0 lane 1 - map to controller 2 (1L0) >> + * port 1 lane 0 - map to controller 1 (2L) >> + * port 1 lane 1 - map to controller 3 (1L1) >> + */ >> + data-lanes = <1 3 2 4>; >> + status = "okay"; >> +}; >> + >> +&pcie3x4 { >> + /* 1. M.2 slot, CON13: pcie30phy port0 lane0, @fe150000 */ >> + max-link-speed = <3>; >> + num-lanes = <1>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pcie3x4_rst>; >> + reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; >> + vpcie3v3-supply = <&vcc_3v3_pcie30>; >> + status = "okay"; >> +}; >> + >> +&pcie3x2 { >> + /* 3. M.2 slot, CON15: pcie30phy port1 lane0, @fe160000 */ >> + max-link-speed = <3>; >> + num-lanes = <1>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pcie3x2_rst>; >> + reset-gpios = <&gpio4 RK_PB3 GPIO_ACTIVE_HIGH>; >> + vpcie3v3-supply = <&vcc_3v3_pcie30>; >> + status = "okay"; >> +}; >> + >> +&pinctrl { >> + audio { >> + headphone_detect: headphone-detect { >> + rockchip,pins = <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> + >> + gpio-key { >> + key1_pin: key1-pin { >> + rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>; >> + }; >> + }; >> + >> + gpio-leds { >> + led_sys_pin: led-sys-pin { >> + rockchip,pins = <2 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + led_usr_pin: led-usr-pin { >> + rockchip,pins = <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> + >> + hym8563 { >> + hym8563_int: hym8563-int { >> + rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; >> + }; >> + }; >> + >> + pcie { >> + pcie2_0_rst: pcie2-0-rst { >> + rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + pcie2_1_rst: pcie2-1-rst { >> + rockchip,pins = <4 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + pcie2_2_rst: pcie2-2-rst { >> + rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + pcie3x2_rst: pcie3x2-rst { >> + rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + pcie3x4_rst: pcie3x4-rst { >> + rockchip,pins = <4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> + >> + sdmmc { >> + sd_s0_pwr: sd-s0-pwr { >> + rockchip,pins = <4 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; >> + }; >> + }; >> + >> + usb { >> + vcc_5v0_host20_en: vcc-5v0-host20-en { >> + rockchip,pins = <1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + vcc_5v0_host30_en: vcc-5v0-host30-en { >> + rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + >> + vcc_3v3_host32_en: vcc-3v3-host32-en { >> + rockchip,pins = <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> + >> + usb-typec { >> + usbc0_int: usbc0-int { >> + rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>; >> + }; >> + >> + typec_5v_pwr_en: typec-5v-pwr-en { >> + rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>; >> + }; >> + }; >> +}; >> + >> +/* Connected to 5V Fan */ >> +&pwm1 { >> + pinctrl-0 = <&pwm1m1_pins>; > > pinctrl-names is missing, should typically always be defined together > with pinctrl-X props, same for multiple nodes. > Will do, see my reply to Heiko. >> + status = "okay"; >> +}; >> + >> +/* Connected to MIPI-DSI0 */ >> +&pwm2 { >> + pinctrl-0 = <&pwm2m1_pins>; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&pwm5 { >> + pinctrl-0 = <&pwm5m1_pins>; >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector */ >> +&pwm8 { >> + pinctrl-0 = <&pwm8m0_pins>; >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector */ >> +&pwm9 { >> + pinctrl-0 = <&pwm9m0_pins>; >> + status = "okay"; >> +}; >> + >> +&saradc { >> + vref-supply = <&avcc_1v8_s0>; >> + status = "okay"; >> +}; >> + >> +/* eMMC */ >> +&sdhci { >> + bus-width = <8>; >> + full-pwr-cycle-in-suspend; > > Is this really necessary? > This flag stems from vendor's device tree. Dt-bindings doc says "Full power cycle of the card is supported." for this property. I am unsure how to properly test this though. But if this flag is not needed in your opinion, I'll remove it. >> + mmc-hs400-1_8v; >> + mmc-hs400-enhanced-strobe; >> + no-sd; >> + no-sdio; >> + non-removable; >> + status = "okay"; >> +}; >> + >> +/* microSD card */ >> +&sdmmc { >> + bus-width = <4>; >> + cap-mmc-highspeed; > > Should not be needed because of no-mmc. > >> + cap-sd-highspeed; >> + cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; > > Please drop, not needed with sdmmc_det pinctrl being used. > Will do. >> + disable-wp; >> + max-frequency = <150000000>; >> + no-mmc; >> + no-sdio; >> + sd-uhs-sdr104; >> + vmmc-supply = <&vcc_3v3_sd_s0>; >> + vqmmc-supply = <&vccio_sd_s0>; >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector */ >> +&spi0 { >> + num-cs = <1>; >> + pinctrl-0 = <&spi0m2_cs0 &spi0m2_pins>; >> + status = "disabled"; >> +}; >> + >> +&spi2 { >> + status = "okay"; >> + assigned-clocks = <&cru CLK_SPI2>; >> + assigned-clock-rates = <200000000>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; >> + num-cs = <1>; >> + >> + rk806_single: pmic@0 { >> + compatible = "rockchip,rk806"; >> + reg = <0x0>; >> + >> + interrupt-parent = <&gpio0>; >> + interrupts = <7 IRQ_TYPE_LEVEL_LOW>; >> + >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, >> + <&rk806_dvs2_null>, <&rk806_dvs3_null>; >> + >> + spi-max-frequency = <1000000>; >> + >> + system-power-controller; >> + >> + vcc1-supply = <&vcc_4v0_sys>; >> + vcc2-supply = <&vcc_4v0_sys>; >> + vcc3-supply = <&vcc_4v0_sys>; >> + vcc4-supply = <&vcc_4v0_sys>; >> + vcc5-supply = <&vcc_4v0_sys>; >> + vcc6-supply = <&vcc_4v0_sys>; >> + vcc7-supply = <&vcc_4v0_sys>; >> + vcc8-supply = <&vcc_4v0_sys>; >> + vcc9-supply = <&vcc_4v0_sys>; >> + vcc10-supply = <&vcc_4v0_sys>; >> + vcc11-supply = <&vcc_2v0_pldo_s3>; >> + vcc12-supply = <&vcc_4v0_sys>; >> + vcc13-supply = <&vcc_1v1_nldo_s3>; >> + vcc14-supply = <&vcc_1v1_nldo_s3>; >> + vcca-supply = <&vcc_4v0_sys>; >> + >> + gpio-controller; >> + #gpio-cells = <2>; >> + >> + rk806_dvs1_null: dvs1-null-pins { >> + pins = "gpio_pwrctrl1"; >> + function = "pin_fun0"; >> + }; >> + >> + rk806_dvs2_null: dvs2-null-pins { >> + pins = "gpio_pwrctrl2"; >> + function = "pin_fun0"; >> + }; >> + >> + rk806_dvs3_null: dvs3-null-pins { >> + pins = "gpio_pwrctrl3"; >> + function = "pin_fun0"; >> + }; >> + >> + regulators { >> + vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <950000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_gpu_s0"; >> + regulator-enable-ramp-delay = <400>; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <950000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_cpu_lit_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_log_s0: dcdc-reg3 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <675000>; >> + regulator-max-microvolt = <750000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_log_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + regulator-suspend-microvolt = <750000>; >> + }; >> + }; >> + >> + vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <550000>; >> + regulator-max-microvolt = <950000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_vdenc_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_ddr_s0: dcdc-reg5 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <675000>; >> + regulator-max-microvolt = <900000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_ddr_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + regulator-suspend-microvolt = <850000>; >> + }; >> + }; >> + >> + vdd2_ddr_s3: dcdc-reg6 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-name = "vdd2_ddr_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + }; >> + }; >> + >> + vcc_2v0_pldo_s3: dcdc-reg7 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <2000000>; >> + regulator-max-microvolt = <2000000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vdd_2v0_pldo_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + regulator-suspend-microvolt = <2000000>; >> + }; >> + }; >> + >> + vcc_3v3_s3: dcdc-reg8 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-name = "vcc_3v3_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + regulator-suspend-microvolt = <3300000>; >> + }; >> + }; >> + >> + vddq_ddr_s0: dcdc-reg9 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-name = "vddq_ddr_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vcc_1v8_s3: dcdc-reg10 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-name = "vcc_1v8_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + regulator-suspend-microvolt = <1800000>; >> + }; >> + }; >> + >> + avcc_1v8_s0: pldo-reg1 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-name = "avcc_1v8_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vcc_1v8_s0: pldo-reg2 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-name = "vcc_1v8_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + regulator-suspend-microvolt = <1800000>; >> + }; >> + }; >> + >> + avdd_1v2_s0: pldo-reg3 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1200000>; >> + regulator-name = "avdd_1v2_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vcc_3v3_s0: pldo-reg4 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vcc_3v3_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vccio_sd_s0: pldo-reg5 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-ramp-delay = <12500>; >> + regulator-name = "vccio_sd_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + pldo6_s3: pldo-reg6 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-name = "pldo6_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + regulator-suspend-microvolt = <1800000>; >> + }; >> + }; >> + >> + vdd_0v75_s3: nldo-reg1 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <750000>; >> + regulator-max-microvolt = <750000>; >> + regulator-name = "vdd_0v75_s3"; >> + >> + regulator-state-mem { >> + regulator-on-in-suspend; >> + regulator-suspend-microvolt = <750000>; >> + }; >> + }; >> + >> + vdd_ddr_pll_s0: nldo-reg2 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <850000>; >> + regulator-max-microvolt = <850000>; >> + regulator-name = "vdd_ddr_pll_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + regulator-suspend-microvolt = <850000>; >> + }; >> + }; >> + >> + avdd_0v75_s0: nldo-reg3 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <750000>; >> + regulator-max-microvolt = <750000>; >> + regulator-name = "avdd_0v75_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_0v85_s0: nldo-reg4 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <850000>; >> + regulator-max-microvolt = <850000>; >> + regulator-name = "vdd_0v85_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + >> + vdd_0v75_s0: nldo-reg5 { >> + regulator-always-on; >> + regulator-boot-on; >> + regulator-min-microvolt = <750000>; >> + regulator-max-microvolt = <750000>; >> + regulator-name = "vdd_0v75_s0"; >> + >> + regulator-state-mem { >> + regulator-off-in-suspend; >> + }; >> + }; >> + }; >> + }; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&spi4 { >> + num-cs = <1>; >> + pinctrl-0 = <&spi4m1_cs0 &spi4m1_pins>; >> + status = "disabled"; >> +}; >> + >> +&tsadc { >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart0 { >> + pinctrl-0 = <&uart0m0_xfer>; >> + status = "disabled"; >> +}; >> + >> +/* Debug UART */ >> +&uart2 { >> + pinctrl-0 = <&uart2m0_xfer>; >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart3 { >> + pinctrl-0 = <&uart3m1_xfer>; >> + status = "disabled"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart4 { >> + pinctrl-0 = <&uart4m2_xfer>; >> + status = "disabled"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart6 { >> + pinctrl-0 = <&uart6m1_xfer>; >> + status = "okay"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart7 { >> + pinctrl-0 = <&uart7m2_xfer>; >> + status = "disabled"; >> +}; >> + >> +/* GPIO Connector, connected to 40-pin GPIO header */ >> +&uart8 { >> + pinctrl-0 = <&uart8m1_xfer>; >> + status = "disabled"; >> +}; >> + >> +&u2phy0 { >> + status = "okay"; >> +}; >> + >> +&u2phy0_otg { >> + status = "okay"; >> +}; >> + >> +&u2phy1 { >> + status = "okay"; >> +}; >> + >> +&u2phy1_otg { >> + phy-supply = <&vcc_5v0_host_30>; >> + status = "okay"; >> +}; >> + >> +&u2phy2 { >> + status = "okay"; >> +}; >> + >> +&u2phy2_host { >> + phy-supply = <&vcc_5v0_host_20>; >> + status = "okay"; >> +}; >> + >> +&u2phy3 { >> + status = "okay"; >> +}; >> + >> +&u2phy3_host { >> + phy-supply = <&vcc_3v3_host_32>; >> + status = "okay"; >> +}; >> + >> +&usb_host0_ehci { >> + status = "okay"; >> +}; >> + >> +&usb_host0_ohci { >> + status = "okay"; >> +}; >> + >> +&usb_host0_xhci { >> + dr_mode = "otg"; > > This is already default dr_mode for usb_host0_xhci. > Thanks, will drop. >> + usb-role-switch; >> + status = "okay"; >> + >> + port { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + dwc3_0_role_switch: endpoint@0 { >> + reg = <0>; >> + remote-endpoint = <&usbc0_role_sw>; >> + }; >> + }; >> +}; >> + >> +&usb_host1_ehci { >> + status = "okay"; >> +}; >> + >> +&usb_host1_ohci { >> + status = "okay"; >> +}; >> + >> +/* Upper USB 3.0 port */ >> +&usb_host1_xhci { >> + dr_mode = "host"; >> + status = "okay"; >> +}; >> + >> +/* Lower USB 3.0 port */ >> +&usb_host2_xhci { >> + dr_mode = "host"; > > This is already default dr_mode for usb_host2_xhci. > Will remove this as well. >> + status = "okay"; >> +}; >> + >> +&usbdp_phy0 { >> + orientation-switch; >> + sbu1-dc-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>; >> + sbu2-dc-gpios = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>; >> + status = "okay"; >> + >> + port { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + usbdp_phy0_orientation_switch: endpoint@0 { >> + reg = <0>; >> + remote-endpoint = <&usbc0_orien_sw>; >> + }; >> + >> + usbdp_phy0_dp_altmode_mux: endpoint@1 { >> + reg = <1>; >> + remote-endpoint = <&dp_altmode_mux>; >> + }; >> + }; >> +}; >> + >> +&usbdp_phy1 { >> + status = "okay"; >> +}; >> + >> +&vop { >> + status = "okay"; >> +}; >> + >> +&vop_mmu { >> + status = "okay"; >> +}; > > vop and vop_mmu node can probably be skipped for now. > > Regards, > Jonas > I'll drop this together with HDMI PHY. >> + >> +&wdt { >> + status = "okay"; >> +}; >> -- >> 2.43.0 >> I just saw that the 'wdt' node in rk3588s.dtsi does not have a status property, therefore it can be assumed 'status="okay"'. Do I assume correctly that it is recommended to remove this node from here as well? Best regards, Sebastian ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-28 17:22 ` Sebastian Kropatsch @ 2024-05-29 0:10 ` Dragan Simic 2024-05-29 17:20 ` Sebastian Kropatsch 0 siblings, 1 reply; 12+ messages in thread From: Dragan Simic @ 2024-05-29 0:10 UTC (permalink / raw) To: Sebastian Kropatsch Cc: Jonas Karlman, Heiko Stuebner, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hello Sebastian, On 2024-05-28 19:22, Sebastian Kropatsch wrote: > Am 27.05.2024 um 21:02 schrieb Jonas Karlman: >> On 2024-05-26 23:48, Sebastian Kropatsch wrote: >>> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, based >>> on >>> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. >>> >>> [...] >>> >>> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 >>> x1 >>> speed. Data lane mapping in the DT is done like described in commit >>> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). >>> >>> This device tree includes support for eMMC, SD card, ethernet, all >>> USB2 >>> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging >>> as >>> well as the buttons and LEDs. >>> The GPIOs are labeled according to the schematics. >>> >>> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> >>> --- >>> arch/arm64/boot/dts/rockchip/Makefile | 1 + >>> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 >>> +++++++++++++++++ >>> 2 files changed, 1270 insertions(+) >>> create mode 100644 >>> arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >> >> Because the CM3588 is a SoM and the NAS is a carrier board this should >> probably be split in two, cm3588.dtsi and cm3588-nas.dts. > > I thought about this before submitting. My reason for not splitting > this > into two files for now was that as far as I know this board is the only > combination for the CM, maybe no other daughter board will ever get > released. If another carrier board compatible with the CM3588 is > released, the splitting could be done at that point in time. > > But since both you and Heiko prefer to have it split, I will figure out > a way how and which parts will have to split up to the CM so we can > have two files in the end. I guess most things will go into the NAS dts > anyway. > > I'll have a look how other Rockchip compute modules with split device > trees were done in the past and orient myself by that. I also support the DT split between the SoM and the carrier board, even if there are currently no more carrier boards available for the particular SoM. That may seem redundant, but it reflects the nature of the hardware setup, in which the SoM plugs into the carrier board. This follows the principle of the DT describing hardware. ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board 2024-05-29 0:10 ` Dragan Simic @ 2024-05-29 17:20 ` Sebastian Kropatsch 0 siblings, 0 replies; 12+ messages in thread From: Sebastian Kropatsch @ 2024-05-29 17:20 UTC (permalink / raw) To: Dragan Simic Cc: Jonas Karlman, Heiko Stuebner, Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sebastian Reichel, linux-rockchip, devicetree, linux-arm-kernel, linux-kernel Hi Dragan, Am 29.05.2024 um 02:10 schrieb Dragan Simic: > Hello Sebastian, > > On 2024-05-28 19:22, Sebastian Kropatsch wrote: >> Am 27.05.2024 um 21:02 schrieb Jonas Karlman: >>> On 2024-05-26 23:48, Sebastian Kropatsch wrote: >>>> The CM3588 NAS by FriendlyElec pairs the CM3588 compute module, >>>> based on >>>> the Rockchip RK3588 SoC, with the CM3588 NAS Kit carrier board. >>>> >>>> [...] >>>> >>>> PCIe bifurcation is used to handle all four M.2 sockets at PCIe 3.0 x1 >>>> speed. Data lane mapping in the DT is done like described in commit >>>> f8020dfb311d ("phy: rockchip-snps-pcie3: fix bifurcation on rk3588"). >>>> >>>> This device tree includes support for eMMC, SD card, ethernet, all USB2 >>>> and USB3 ports, all four M.2 slots, GPU, RTC, buzzer, UART debugging as >>>> well as the buttons and LEDs. >>>> The GPIOs are labeled according to the schematics. >>>> >>>> Signed-off-by: Sebastian Kropatsch <seb-dev@web.de> >>>> --- >>>> arch/arm64/boot/dts/rockchip/Makefile | 1 + >>>> .../boot/dts/rockchip/rk3588-cm3588-nas.dts | 1269 >>>> +++++++++++++++++ >>>> 2 files changed, 1270 insertions(+) >>>> create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-cm3588-nas.dts >>> >>> Because the CM3588 is a SoM and the NAS is a carrier board this should >>> probably be split in two, cm3588.dtsi and cm3588-nas.dts. >> >> I thought about this before submitting. My reason for not splitting this >> into two files for now was that as far as I know this board is the only >> combination for the CM, maybe no other daughter board will ever get >> released. If another carrier board compatible with the CM3588 is >> released, the splitting could be done at that point in time. >> >> But since both you and Heiko prefer to have it split, I will figure out >> a way how and which parts will have to split up to the CM so we can >> have two files in the end. I guess most things will go into the NAS dts >> anyway. >> >> I'll have a look how other Rockchip compute modules with split device >> trees were done in the past and orient myself by that. > > I also support the DT split between the SoM and the carrier board, > even if there are currently no more carrier boards available for > the particular SoM. That may seem redundant, but it reflects the > nature of the hardware setup, in which the SoM plugs into the carrier > board. This follows the principle of the DT describing hardware. Following the principle of the DT describing the hardware does make sense, that's a very good explanation! I'll try to follow up with this in a v2 in the next few days. Thank you, Sebastian ^ permalink raw reply [flat|nested] 12+ messages in thread
end of thread, other threads:[~2024-05-29 17:20 UTC | newest] Thread overview: 12+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2024-05-26 21:42 [PATCH 0/2] RK3588: FriendlyElec CM3588 NAS board support Sebastian Kropatsch 2024-05-26 21:46 ` [PATCH 1/2] dt-bindings: arm: rockchip: Add CM3588 NAS Sebastian Kropatsch 2024-05-27 6:10 ` Krzysztof Kozlowski 2024-05-26 21:48 ` [PATCH 2/2] arm64: dts: rockchip: Add CM3588 NAS board Sebastian Kropatsch 2024-05-27 19:02 ` Jonas Karlman 2024-05-27 20:54 ` Heiko Stübner 2024-05-28 15:55 ` Sebastian Kropatsch 2024-05-29 7:57 ` Heiko Stübner 2024-05-29 15:53 ` Sebastian Kropatsch 2024-05-28 17:22 ` Sebastian Kropatsch 2024-05-29 0:10 ` Dragan Simic 2024-05-29 17:20 ` Sebastian Kropatsch
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).