From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Taniya Das <quic_tdas@quicinc.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Kalpak Kawadkar <quic_kkawadka@quicinc.com>,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Subject: [PATCH v5 00/11] clk: qcom: add support for clock controllers on the SAR2130P platform
Date: Sun, 27 Oct 2024 03:24:39 +0200 [thread overview]
Message-ID: <20241027-sar2130p-clocks-v5-0-ecad2a1432ba@linaro.org> (raw)
Add support for the RPMh, TCSR, Global, Display and GPU clock
controllers as present on the Qualcomm SAR2130P platform.
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
---
Changes in v5:
- Dropped the stray 'int ret' variable, leftover from the previous
cleanup.
- Link to v4: https://lore.kernel.org/r/20241026-sar2130p-clocks-v4-0-37100d40fadc@linaro.org
Changes in v4:
- Fixed commit message for the RPMh clocks patch to mention RF_CLK1
clock (Konrad)
- Link to v3: https://lore.kernel.org/r/20241025-sar2130p-clocks-v3-0-48f1842fd156@linaro.org
Changes in v3:
- Added rfclka1 to RPMh clocks for SAR2140P (Taniya)
- Added HLOS1_VOTE_MM_SNOC_MMU_TBU_HF0_GDSC,
HLOS1_VOTE_MM_SNOC_MMU_TBU_SF0_GDSC,
HLOS1_VOTE_TURING_MMU_TBU0_GDSC,
HLOS1_VOTE_TURING_MMU_TBU1_GDSC
(Taniya)
- Removed extra debug print in gpucc probe (Konrad)
- Link to v2: https://lore.kernel.org/r/20241021-sar2130p-clocks-v2-0-383e5eb123a2@linaro.org
Changes in v2:
- Dropped gcc_camera_hf_axi_clk, gcc_camera_sf_axi_clk,
gcc_qmip_camera_nrt_ahb_clk, gcc_qmip_camera_rt_ahb_clk,
gcc_iris_ss_hf_axi1_sreg, gcc_iris_ss_spd_axi1_sreg,
gcc_video_axi0_sreg and gcc_video_axi1_sreg clocks until corresponding
subsytems bringup (Taniya)
- Program GDSC_SLEEP_ENA_VOTE directly from the probe function (Taniya)
- Dropped sreg, BRANCH_HALT_POLL and collapse_sleep_mask patches
(Taniya)
- Dropped gcc_parent_data_4, gcc_parent_map_4, gcc_parent_data_5,
gcc_parent_map_5 (LKP)
- Link to v1: https://lore.kernel.org/r/20241017-sar2130p-clocks-v1-0-f75e740f0a8d@linaro.org
---
Dmitry Baryshkov (9):
dt-bindings: clock: qcom,rpmhcc: Add SAR2130P compatible
dt-bindings: clock: qcom: document SAR2130P Global Clock Controller
dt-bindings: clock: qcom,sm8550-tcsr: Add SAR2130P compatible
dt-bindings: clock: qcom,sm8550-dispcc: Add SAR2130P compatible
clk: qcom: rcg2: add clk_rcg2_shared_floor_ops
clk: qcom: rpmh: add support for SAR2130P
clk: qcom: add support for GCC on SAR2130P
clk: qcom: tcsrcc-sm8550: add SAR2130P support
clk: qcom: dispcc-sm8550: enable support for SAR2130P
Konrad Dybcio (2):
dt-bindings: clk: qcom,sm8450-gpucc: add SAR2130P compatibles
clk: qcom: add SAR2130P GPU Clock Controller support
.../devicetree/bindings/clock/qcom,rpmhcc.yaml | 1 +
.../bindings/clock/qcom,sar2130p-gcc.yaml | 65 +
.../bindings/clock/qcom,sm8450-gpucc.yaml | 2 +
.../bindings/clock/qcom,sm8550-dispcc.yaml | 1 +
.../bindings/clock/qcom,sm8550-tcsr.yaml | 1 +
drivers/clk/qcom/Kconfig | 22 +-
drivers/clk/qcom/Makefile | 2 +
drivers/clk/qcom/clk-rcg.h | 1 +
drivers/clk/qcom/clk-rcg2.c | 48 +-
drivers/clk/qcom/clk-rpmh.c | 13 +
drivers/clk/qcom/dispcc-sm8550.c | 18 +-
drivers/clk/qcom/gcc-sar2130p.c | 2366 ++++++++++++++++++++
drivers/clk/qcom/gpucc-sar2130p.c | 502 +++++
drivers/clk/qcom/tcsrcc-sm8550.c | 18 +-
include/dt-bindings/clock/qcom,sar2130p-gcc.h | 185 ++
include/dt-bindings/clock/qcom,sar2130p-gpucc.h | 33 +
include/dt-bindings/reset/qcom,sar2130p-gpucc.h | 14 +
17 files changed, 3281 insertions(+), 11 deletions(-)
---
base-commit: f6202e7cb4762be30b01ca4e1666512171c16d2a
change-id: 20241017-sar2130p-clocks-5fbdd9bf04ee
Best regards,
--
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
next reply other threads:[~2024-10-27 1:24 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-27 1:24 Dmitry Baryshkov [this message]
2024-10-27 1:24 ` [PATCH v5 01/11] dt-bindings: clock: qcom,rpmhcc: Add SAR2130P compatible Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 02/11] dt-bindings: clock: qcom: document SAR2130P Global Clock Controller Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 03/11] dt-bindings: clock: qcom,sm8550-tcsr: Add SAR2130P compatible Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 04/11] dt-bindings: clock: qcom,sm8550-dispcc: " Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 05/11] dt-bindings: clk: qcom,sm8450-gpucc: add SAR2130P compatibles Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 06/11] clk: qcom: rcg2: add clk_rcg2_shared_floor_ops Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 07/11] clk: qcom: rpmh: add support for SAR2130P Dmitry Baryshkov
2024-10-28 4:21 ` Taniya Das
2024-10-27 1:24 ` [PATCH v5 08/11] clk: qcom: add support for GCC on SAR2130P Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 09/11] clk: qcom: tcsrcc-sm8550: add SAR2130P support Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 10/11] clk: qcom: dispcc-sm8550: enable support for SAR2130P Dmitry Baryshkov
2024-10-27 1:24 ` [PATCH v5 11/11] clk: qcom: add SAR2130P GPU Clock Controller support Dmitry Baryshkov
2024-11-06 0:53 ` (subset) [PATCH v5 00/11] clk: qcom: add support for clock controllers on the SAR2130P platform Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241027-sar2130p-clocks-v5-0-ecad2a1432ba@linaro.org \
--to=dmitry.baryshkov@linaro.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=neil.armstrong@linaro.org \
--cc=p.zabel@pengutronix.de \
--cc=quic_kkawadka@quicinc.com \
--cc=quic_tdas@quicinc.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).