devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Lothar Rubusch <l.rubusch@gmail.com>
To: robh@kernel.org, krzk+dt@kernel.org, a.fatoum@pengutronix.de
Cc: conor+dt@kernel.org, dinguyen@kernel.org, marex@denx.de,
	s.trumtrar@pengutronix.de, l.rubusch@gmail.com,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCHv3 12/22] ARM: dts: socfpga: add Enclustra boot-mode dtsi
Date: Sun, 27 Oct 2024 14:36:44 +0000	[thread overview]
Message-ID: <20241027143654.28474-13-l.rubusch@gmail.com> (raw)
In-Reply-To: <20241027143654.28474-1-l.rubusch@gmail.com>

Add generic boot-mode support to Enclustra Arria10 and Cyclone5 boards.
Some Enclustra carrier boards need hardware adjustments specific to the
selected boot-mode.

Enclustra's Arria10 SoMs allow for booting from different media. By
muxing certain IO pins, the media can be selected. This muxing can be
done by gpios at runtime e.g. when flashing QSPI from off the
bootloader. But also to have statically certain boot media available,
certain adjustments to the DT are needed:
- SD: QSPI must be disabled
- eMMC: QSPI must be disabled, bus width can be doubled to 8 byte
- QSPI: any mmc is disabled, QSPI then defaults to be enabled

The boot media must be accessible to the bootloader, e.g. to load a
bitstream file, but also to the system to mount the rootfs and to use
the specific performance.

Signed-off-by: Andreas Buerkler <andreas.buerkler@enclustra.com>
Signed-off-by: Lothar Rubusch <l.rubusch@gmail.com>
---
 .../socfpga_enclustra_mercury_bootmode_emmc.dtsi     | 12 ++++++++++++
 .../socfpga_enclustra_mercury_bootmode_qspi.dtsi     |  8 ++++++++
 .../socfpga_enclustra_mercury_bootmode_sdmmc.dtsi    |  8 ++++++++
 3 files changed, 28 insertions(+)
 create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_emmc.dtsi
 create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_qspi.dtsi
 create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_sdmmc.dtsi

diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_emmc.dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_emmc.dtsi
new file mode 100644
index 000000000..d79cb64da
--- /dev/null
+++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_emmc.dtsi
@@ -0,0 +1,12 @@
+// SPDX-License-Identifier: GPL-2.0+ OR MIT
+/*
+ * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
+ */
+
+&qspi {
+	status = "disabled";
+};
+
+&mmc {
+	bus-width = <8>;
+};
diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_qspi.dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_qspi.dtsi
new file mode 100644
index 000000000..5ba21dd8f
--- /dev/null
+++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_qspi.dtsi
@@ -0,0 +1,8 @@
+// SPDX-License-Identifier: GPL-2.0+ OR MIT
+/*
+ * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
+ */
+
+&mmc {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_sdmmc.dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_sdmmc.dtsi
new file mode 100644
index 000000000..2b102e0b6
--- /dev/null
+++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_bootmode_sdmmc.dtsi
@@ -0,0 +1,8 @@
+// SPDX-License-Identifier: GPL-2.0+ OR MIT
+/*
+ * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com
+ */
+
+&qspi {
+	status = "disabled";
+};
-- 
2.25.1


  parent reply	other threads:[~2024-10-27 14:37 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-10-27 14:36 [PATCHv3 00/22] Add Enclustra Arria10 and Cyclone5 SoMs Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 01/22] ARM: dts: socfpga: fix typo Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 02/22] ARM: dts: socfpga: align bus name with bindings Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 03/22] ARM: dts: socfpga: align dma name with binding Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 04/22] ARM: dts: socfpga: align fpga-region name Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 05/22] ARM: dts: socfpga: add label to clock manager Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 06/22] ARM: dts: socfpga: add missing cells properties Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 07/22] ARM: dts: socfpga: fix missing ranges Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 08/22] ARM: dts: socfpga: add clock-frequency property Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 09/22] ARM: dts: socfpga: add ranges property to sram Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 10/22] ARM: dts: socfpga: remove arria10 reset-names Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 11/22] dt-bindings: net: snps,dwmac: add support for Arria10 Lothar Rubusch
2024-10-27 20:23   ` Krzysztof Kozlowski
2024-10-27 14:36 ` Lothar Rubusch [this message]
2024-10-27 14:36 ` [PATCHv3 13/22] ARM: dts: socfpga: add Enclustra base-board dtsi Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 14/22] ARM: dts: socfpga: add Enclustra Mercury SA1 Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 15/22] dt-bindings: altera: " Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 16/22] ARM: dts: socfpga: add Enclustra Mercury+ SA2 Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 17/22] dt-bindings: altera: add binding for " Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 18/22] ARM: dts: socfpga: add Mercury AA1 combinations Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 19/22] dt-bindings: altera: " Lothar Rubusch
2024-10-27 14:36 ` [PATCHv3 20/22] ARM: dts: socfpga: removal of generic PE1 dts Lothar Rubusch
2024-10-28  8:42   ` Steffen Trumtrar
2024-10-27 14:36 ` [PATCHv3 21/22] dt-bindings: altera: " Lothar Rubusch
2024-10-27 20:21   ` Krzysztof Kozlowski
2024-10-27 14:36 ` [PATCHv3 22/22] ARM: dts: socfpga: add Enclustra SoM dts files Lothar Rubusch
2024-10-29 12:44 ` [PATCHv3 00/22] Add Enclustra Arria10 and Cyclone5 SoMs Rob Herring (Arm)

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20241027143654.28474-13-l.rubusch@gmail.com \
    --to=l.rubusch@gmail.com \
    --cc=a.fatoum@pengutronix.de \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dinguyen@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=marex@denx.de \
    --cc=robh@kernel.org \
    --cc=s.trumtrar@pengutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).