From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C02719048A for ; Mon, 28 Oct 2024 08:26:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730103994; cv=none; b=Adsz4AX8iBRR50UMahvQDEyRsL28/Y2GIsKXEeuo/+iQupUp49TBXMOiMXg3mS+kTNPUyBYoPieLithLc9n2YUkZ5mRVKwuIndWPZ65f52EjzTdCrinpjBWw2UJ2g1x+/K5sTYQnT1inIckWpm95/Af61KEbDRy/jBeh7o1VxFc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730103994; c=relaxed/simple; bh=YC/5jTqP5+C7i+RgBSivmCgEJIMxago/+BGYk3KCf4g=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=HBcS7xz59S9SyWJUHS0EloQshkeTW+G04ofSd89g0oQr9fsh4185bTj4rvlhbif8sm31vgweW3l40+MyC14LfpSQ1/86sZ38/LCXXQgQjqnp1YP+0Na/EUKCgDuANnB7AZmvNZpz8bHyyplmqbfORKGUDJExjKO3xfotLYqEi8U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=rfKpSGQi; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="rfKpSGQi" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-7206304f93aso1526958b3a.0 for ; Mon, 28 Oct 2024 01:26:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1730103991; x=1730708791; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=MwNPF7Xr5meifwUXJRYWBlzUxnsK/tjPyZKH5q5KIa0=; b=rfKpSGQiM7j3X4gu3ATDkKIY+ldEtIrkkODwlEMv23zmwlSq/4wFdiJOFejtKNoTZY UAnqvs0N93IwhxadPHDc16EVdWCHKY1BuV5CKBKbzIb4v7iFdhZm/0LojlGYhXRmw/GL eHiPYH7Tu00c61//SC435Wy6oNXnGsq2QFfgMWExKF1D/YGOe+PxIXUeTXCM5M6Tzn2/ bZQ4Bx9hiLF1sqJPtA5n+oEfFQuEB7lcOPCXO6VyWDQVgvCRRDP17LNUo5DNJeVhcL1A wOwnyjln0zdwrNwkaQf4gdrqPjzWD9tT9nkF7iKfb09o+NnZ79+S7AscMj4notpKcHD/ CZ5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730103991; x=1730708791; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MwNPF7Xr5meifwUXJRYWBlzUxnsK/tjPyZKH5q5KIa0=; b=WJM1ra3/ISkQGX4jEW9pXYFMvYC/DA/kKg6plMHgHDJKcuqGeQ1ty9krsx9V0r8HU7 O4A27FMr4XqkYIDYAu7qUSzj01nz8BBCE8sAbOTqMEW3tv+3eZeD+hiJX6PWLkcwS3BC Zfyi2Cpay0HvMoGQmDmiTOEXVGzfQLS8s3ab74DwtJvXlQKg+OgM2Tq80sN3/Vho6KQe nJr3bczBoYgHH0qjgMzG/w1EuDE8WUy4meBWNkXunRtN2xSjhuZwjTpN/axAvGxa3PL0 MEPSIfQsDrzhnCvNPYRKc3rwDRxAZ17M3xRSNnuw2RiiW92Q1sfCMHqJjBXV/yUKpWEM YzNw== X-Forwarded-Encrypted: i=1; AJvYcCUkQ97/BeH5G5w+U6h5ECtN00AztjCkgGIktEX7QJ2w3IYhcHYg7fJnqtH3uqxwu9fuymVWFLLxgV+L@vger.kernel.org X-Gm-Message-State: AOJu0Yx4pJp9aMcOb9eThIykBQ6CWZaNEcbsXX/8iTgP6NVk5SMqq4AC 7aRBRL9rugN3mnYGaHMFvbel5FDnT8cWSGxq1oBxXpRKsv6X8/TdPp04eaQVj6g= X-Google-Smtp-Source: AGHT+IHju2H63ovx35vxWV3fakzOEuWmj1RtH9OyMmVpZRFGzW4IXwophE/GQPM7KmpSabJGej9FZg== X-Received: by 2002:a05:6a00:b83:b0:710:9d5d:f532 with SMTP id d2e1a72fcca58-7206306d438mr10332340b3a.19.1730103990736; Mon, 28 Oct 2024 01:26:30 -0700 (PDT) Received: from localhost.localdomain ([2a11:3:200::401b]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7205791e451sm5195419b3a.24.2024.10.28.01.26.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Oct 2024 01:26:30 -0700 (PDT) From: Guodong Xu To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Emil Renner Berthing , rafal@milecki.pl, Greg Kroah-Hartman Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Neil Armstrong , Heiko Stuebner , Michael Zhu , Drew Fustini , Alexandru Stan , Daniel Schaefer , Sandie Cao , Yuning Liang , Huiming Qiu , Alex Elder , linux@frame.work, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Guodong Xu Subject: [PATCH v7 0/5] Add DeepComputing FML13V01 board dts Date: Mon, 28 Oct 2024 16:25:48 +0800 Message-Id: <20241028082553.1989797-1-guodong@riscstar.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series updates Device Tree related files to introduce the FML13V10 board from DeepComputing, which incorporates a StarFive JH7110 SoC. This board is designed for use on the Framework Laptop 13 Chassis, which has (Framework) SKU FRANHQ0001. The original three versions of this series were posted by Sandie Cao from DeepComputing. Her mailer configuration caused mail threading errors, which led to some confusion. After some discussion, we have agreed to take over moving this series toward acceptance. In the original series (v1 to v5), the FML13V10 board DTS file disabled some nodes that had been enabled in a common included DTSI file. We proposed fixing this in a follow-on series. However there was some disagreement about the right way to do this. In the end, Emil requested that we resolve this by adding two changes to the next version of the patch series: - Do not enable any nodes in the common DTSI file that would need to be disabled in a board DTS (or DTSI) file. (Note that there still might be nodes enabled in the common file.) - Because it will differ dependent on board, do not define the "dr_mode" (dual-role mode) property in the common DTSI file, defining it in the board files instead. To address this, starting from v6 of the series, two new patches had been added to the beginning of the patchset. The first patch no longer enables nodes that would need to be disabled for the new FML13V01 board, and enables them instead in the existing boardas that need them enabled. The second patch moves the definition of the "dr_mode" property for the usb0 node out of the common file and into the board files. The remaining three patches are roughly the same as the three patches in the previous version of this series. The final patch has been modified, because it no longer needs to disable certain nodes that had previously been enabled. Below is a version history, including direct links to all of the patches (note: in v1, v2 and v3, a single link to each series doesn't work). Best regards, Guodong, Alex v7: - Add Emil's reviewed-by on patch 1, 2 and 5 - Corrected commit description typo in patch 1 v6: - Updated to apply to the latest version of riscv/for-next - Move nodes enablement from jh7110-common.dtsi into board dts/dtsi - Do not specify the USB "dr_mode" property in the common file - Add Emil's reviewed-by on patch 4 (previously patch 2) https://lore.kernel.org/all/20241027144448.1813611-1-guodong@riscstar.com/ v5: - Remove the extra "From:" line in commit messages of patch 1 and 2 https://lore.kernel.org/all/20241020134959.519462-1-guodong@riscstar.com/ v4: - Board name was changed from FM7110 to FML13V10 - Descriptions for all patches in this series were updated slightly - Add Rob's ack on patch 2 - In patch 3, device nodes were updated to reflect their proper status https://lore.kernel.org/all/20241019162605.308475-1-guodong@riscstar.com/ v3: - Update board features into description - Add Krzysztof's ack on patch 1 https://lore.kernel.org/all/20240925053123.1364574-1-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240925053123.1364574-2-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240925053123.1364574-3-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240925053123.1364574-4-sandie.cao@deepcomputing.io/ v2: - Add deepcomputing into vendor list. - Add deepcomputing,fm7110 into model compatible list. - Framework Config will be included in later a patch. https://lore.kernel.org/all/20240924080650.1345485-1-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240924080650.1345485-2-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240924080650.1345485-3-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240924080650.1345485-4-sandie.cao@deepcomputing.io/ v1: - Add framework dts and config. https://lore.kernel.org/all/20240923053621.1585972-1-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240923053621.1585972-2-sandie.cao@deepcomputing.io/ https://lore.kernel.org/all/20240923053806.1586080-1-sandie.cao@deepcomputing.io/ Guodong Xu (3): riscv: dts: starfive: jh7110-common: revised device node riscv: dts: starfive: jh7110-common: move usb0 config to board dts riscv: dts: starfive: add DeepComputing FML13V01 board device tree Sandie Cao (2): dt-bindings: vendor: add deepcomputing dt-bindings: riscv: starfive: add deepcomputing,fml13v01 .../devicetree/bindings/riscv/starfive.yaml | 1 + .../devicetree/bindings/vendor-prefixes.yaml | 2 ++ arch/riscv/boot/dts/starfive/Makefile | 1 + .../boot/dts/starfive/jh7110-common.dtsi | 10 -------- .../jh7110-deepcomputing-fml13v01.dts | 17 +++++++++++++ .../boot/dts/starfive/jh7110-milkv-mars.dts | 22 ++++++++++++++++ .../dts/starfive/jh7110-pine64-star64.dts | 22 ++++++++++++++++ .../jh7110-starfive-visionfive-2.dtsi | 25 +++++++++++++++++++ 8 files changed, 90 insertions(+), 10 deletions(-) create mode 100644 arch/riscv/boot/dts/starfive/jh7110-deepcomputing-fml13v01.dts -- 2.34.1