From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A5931D61B1; Wed, 20 Nov 2024 14:48:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732114113; cv=none; b=M/tAo0E39Bv68LQ89ZjPYitaf7UgalEFC6pzwem9CubJp93oSXXuU5T/KO8Zec9NBk+xTCm7PsI/1wRFaO1dopymknjyss9glVqSAS6B7/Yl2dUDViHDuQfe/nhIh+tO8iFf5FVxxhrAtW/1xPUat34g6oWdQ/RDr+UMZ7dNTXE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732114113; c=relaxed/simple; bh=t/0SQRI1cSS//aTtQhM8pHOAcWsSU3vBCA6aDbTVg3I=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=nBFQnOmYL6cjhAgHz9AR7rVkzPxOBHSEQyJZnVumZPjTl7owXbIRCW7rGYuhGXhbHkb+fwimNd5jIYyEQPAdStQ6/H0tTOH9ESloAbD55MTY9InygDQXQqoylTW6Pp+JG2z4P4CONlG8JKRdcFMVpvA/x+bn7nbnWe/PGbn3V6U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=wn3rdKqh; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="wn3rdKqh" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4AKEmLXx061696; Wed, 20 Nov 2024 08:48:21 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1732114101; bh=0yO2zuf4irurHhzwC48kbucZy/ech29ZSQ7nZFb4Ofc=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=wn3rdKqh6/qzH2Nr9CU0gRS5uKJUoXsUqn0pBZkwgwQRCPThKNQF25vbDt3M6FHGD 0oGvI0FgXGabqgFReQpIUyk7cjnz2r6tzyk9PHMW0X2S99ebpy+u3siwIsCuVeI2LX iqP/WDwiNb9W/tcG+s66Z1M75CFA1OZySZMiSm/4= Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4AKEmL9p090028; Wed, 20 Nov 2024 08:48:21 -0600 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 20 Nov 2024 08:48:19 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 20 Nov 2024 08:48:19 -0600 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4AKEmJCU005699; Wed, 20 Nov 2024 08:48:19 -0600 Date: Wed, 20 Nov 2024 08:48:19 -0600 From: Bryan Brattlof To: Wadim Egorov CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , , , Subject: Re: [PATCH 2/2] arm64: dts: ti: k3-am62l: add initial reference board file Message-ID: <20241120144819.ugoczb3zd4r3reiq@bryanbrattlof.com> X-PGP-Fingerprint: D3D1 77E4 0A38 DF4D 1853 FEEF 41B9 0D5D 71D5 6CE0 References: <20241117-am62lx-v1-0-4e71e42d781d@ti.com> <20241117-am62lx-v1-2-4e71e42d781d@ti.com> <097c4aad-2c1b-4aae-a0c3-e7693210eddb@phytec.de> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: <097c4aad-2c1b-4aae-a0c3-e7693210eddb@phytec.de> X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea On November 19, 2024 thus sayeth Wadim Egorov: > > > Am 18.11.24 um 06:34 schrieb Bryan Brattlof: > > From: Vignesh Raghavendra > > > > Add the initial board file for the AM62L3's Evaluation Module. > > > > Signed-off-by: Vignesh Raghavendra > > Signed-off-by: Bryan Brattlof > > --- > > arch/arm64/boot/dts/ti/k3-am62l3-evm.dts | 54 ++++++++++++++++++++++++++++++++ > > 1 file changed, 54 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/ti/k3-am62l3-evm.dts b/arch/arm64/boot/dts/ti/k3-am62l3-evm.dts > > new file mode 100644 > > index 0000000000000..2d59389765cab > > --- /dev/null > > +++ b/arch/arm64/boot/dts/ti/k3-am62l3-evm.dts > > @@ -0,0 +1,54 @@ > > +// SPDX-License-Identifier: GPL-2.0-only or MIT > > +/* > > + * Device Tree file for the AM62L3 Evaluation Module > > + * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ > > + * > > + * Technical Reference Manual: https://www.ti.com/lit/ug/sprujb4/sprujb4.pdf > > + */ > > + > > +/dts-v1/; > > + > > +#include "k3-am62l3.dtsi" > > + > > +/ { > > + compatible = "ti,am62l3-evm", "ti,am62l3"; > > + model = "Texas Instruments AM62L3 Evaluation Module"; > > + > > + aliases { > > + serial2 = &main_uart0; > > + }; > > + > > + chosen { > > + stdout-path = &main_uart0; > > + }; > > + > > + memory@80000000 { > > + reg = <0x00000000 0x80000000 0x00000000 0x80000000>; > > + device_type = "memory"; > > + bootph-all; > > + }; > > + > > + reserved-memory { > > + ranges; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + }; > > +}; > > + > > +&pmx0 { > > + main_uart0_pins_default: main_uart0-default-pins { > > + pinctrl-single,pins = < > > + AM62LX_IOPAD(0x01d4, PIN_INPUT, 1) /* (D7) UART0_RXD */ > > + AM62LX_IOPAD(0x01d8, PIN_OUTPUT, 1) /* (A6) UART0_TXD */ > > Looking at other IOPAD definitions it seems that for any mux mode which is > not 0, the comment typically includes the ball name. > Good point. All add those for the next round. ~Bryan