Re: [PATCH 04/12] dt-bindings: clock: renesas: Document RZ/G3E SoC CPG

Conor Dooley
2024-11-25T18:52:41Z

[-- Attachment #1: Type: text/plain, Size: 338 bytes --]

On Fri, Nov 22, 2024 at 12:45:40PM +0000, Biju Das wrote:
> Document the device tree bindings for the Renesas RZ/G3E SoC
> Clock Pulse Generator (CPG).
>
> Also define constants for the core clocks of the RZ/G3E SoC.
>
> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>

Acked-by: Conor Dooley <conor.dooley@microchip.com>

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]