From: Rob Herring <robh@kernel.org>
To: Claudiu <claudiu.beznea@tuxon.dev>
Cc: vkoul@kernel.org, kishon@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, p.zabel@pengutronix.de,
geert+renesas@glider.be, magnus.damm@gmail.com,
gregkh@linuxfoundation.org, yoshihiro.shimoda.uh@renesas.com,
christophe.jaillet@wanadoo.fr, linux-phy@lists.infradead.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, linux-usb@vger.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Subject: Re: [PATCH v2 01/15] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Add #renesas,sysc-signal-cells
Date: Tue, 10 Dec 2024 12:45:42 -0600 [thread overview]
Message-ID: <20241210184542.GA4077820-robh@kernel.org> (raw)
In-Reply-To: <20241126092050.1825607-2-claudiu.beznea.uj@bp.renesas.com>
On Tue, Nov 26, 2024 at 11:20:36AM +0200, Claudiu wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
> The RZ/G3S system controller (SYSC) has registers to control signals that
> are routed to various IPs. These signals must be controlled during
> configuration of the respective IPs. One such signal is the USB PWRRDY,
> which connects the SYSC and the USB PHY. This signal must to be controlled
> before and after the power to the USB PHY is turned off/on.
>
> Other similar signals include the following (according to the RZ/G3S
> hardware manual):
>
> * PCIe:
> - ALLOW_ENTER_L1 signal controlled through the SYS_PCIE_CFG register
> - PCIE_RST_RSM_B signal controlled through the SYS_PCIE_RST_RSM_B
> register
> - MODE_RXTERMINATION signal controlled through SYS_PCIE_PHY register
>
> * SPI:
> - SEL_SPI_OCTA signal controlled through SYS_IPCONT_SEL_SPI_OCTA
> register
>
> * I2C/I3C:
> - af_bypass I2C signals controlled through SYS_I2Cx_CFG registers
> (x=0..3)
> - af_bypass I3C signal controlled through SYS_I3C_CFG register
>
> * Ethernet:
> - FEC_GIGA_ENABLE Ethernet signals controlled through SYS_GETHx_CFG
> registers (x=0..1)
>
> Add #renesas,sysc-signal-cells DT property to allow different SYSC signals
> consumers to manage these signals.
>
> The goal is to enable consumers to specify the required access data for
> these signals (through device tree) and let their respective drivers
> control these signals via the syscon regmap provided by the system
> controller driver. For example, the USB PHY will describe this relation
> using the following DT property:
>
> usb2_phy1: usb-phy@11e30200 {
> // ...
> renesas,sysc-signal = <&sysc 0xd70 0x1>;
> // ...
> };
>
> Along with it, add the syscon to the compatible list as it will be
> requested by the consumer drivers. The syscon was added to the rest of
> system controller variants as these are similar with RZ/G3S and can
> benefit from the implementation proposed in this series.
>
> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
> ---
>
> Changes in v2:
> - none; this patch is new
>
>
> .../soc/renesas/renesas,rzg2l-sysc.yaml | 23 ++++++++++++++-----
> 1 file changed, 17 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml
> index 4386b2c3fa4d..90f827e8de3e 100644
> --- a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml
> +++ b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml
> @@ -19,11 +19,13 @@ description:
>
> properties:
> compatible:
> - enum:
> - - renesas,r9a07g043-sysc # RZ/G2UL and RZ/Five
> - - renesas,r9a07g044-sysc # RZ/G2{L,LC}
> - - renesas,r9a07g054-sysc # RZ/V2L
> - - renesas,r9a08g045-sysc # RZ/G3S
> + items:
> + - enum:
> + - renesas,r9a07g043-sysc # RZ/G2UL and RZ/Five
> + - renesas,r9a07g044-sysc # RZ/G2{L,LC}
> + - renesas,r9a07g054-sysc # RZ/V2L
> + - renesas,r9a08g045-sysc # RZ/G3S
> + - const: syscon
>
> reg:
> maxItems: 1
> @@ -42,9 +44,17 @@ properties:
> - const: cm33stbyr_int
> - const: ca55_deny
>
> + "#renesas,sysc-signal-cells":
> + description:
> + The number of cells needed to configure a SYSC controlled signal. First
> + cell specifies the SYSC offset of the configuration register, second cell
> + specifies the bitmask in register.
> + const: 2
If there's only one possible value, then just fix the size in the users.
We don't need #foo-cells until things are really generic. Plus patch
8 already ignores this based on the schema. And there's implications to
defining them. For example, the pattern is that the consumer property
name is renesas,sysc-signals, not renesas,sysc-signal.
Maybe someone wants to create a 'h/w (signal) control' subsystem (and
binding) that is just 'read, assert, or deassert a h/w signal'. Perhaps
even the reset subsystem could be morphed into that as I think there
would be a lot of overlap. Maybe that would cut down on a lot of these
syscon phandle properties. I would find that a lot more acceptable than
the generic 'syscons' and '#syscon-cells' binding that was proposed at
some point.
> +
> required:
> - compatible
> - reg
> + - "#renesas,sysc-signal-cells"
New required properties are an ABI break.
>
> additionalProperties: false
>
> @@ -53,7 +63,7 @@ examples:
> #include <dt-bindings/interrupt-controller/arm-gic.h>
>
> sysc: system-controller@11020000 {
> - compatible = "renesas,r9a07g044-sysc";
> + compatible = "renesas,r9a07g044-sysc", "syscon";
What happens on a new kernel and a DT without this change?
Rob
next prev parent reply other threads:[~2024-12-10 18:45 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-11-26 9:20 [PATCH v2 00/15] Add initial USB support for the Renesas RZ/G3S SoC Claudiu
2024-11-26 9:20 ` [PATCH v2 01/15] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Add #renesas,sysc-signal-cells Claudiu
2024-11-28 15:46 ` Geert Uytterhoeven
2024-11-29 8:21 ` Claudiu Beznea
2024-11-29 8:38 ` Geert Uytterhoeven
2024-12-02 10:11 ` Claudiu Beznea
2024-12-10 18:45 ` Rob Herring [this message]
2024-12-11 12:23 ` Claudiu Beznea
2024-12-11 12:46 ` Rob Herring
2024-12-11 13:29 ` Claudiu Beznea
2024-11-26 9:20 ` [PATCH v2 02/15] soc: renesas: Add SYSC driver for Renesas RZ family Claudiu
2024-11-26 9:28 ` Biju Das
2024-11-26 13:42 ` Geert Uytterhoeven
2024-11-26 13:44 ` Biju Das
2024-11-28 15:24 ` Geert Uytterhoeven
2024-11-29 8:48 ` Claudiu Beznea
2024-11-29 8:54 ` Geert Uytterhoeven
2024-11-29 9:12 ` Claudiu Beznea
2024-11-29 10:23 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 03/15] soc: renesas: rz-sysc: Enable SYSC driver for RZ/G3S Claudiu
2024-12-10 14:41 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 04/15] soc: renesas: rz-sysc: Add SoC detection support Claudiu
2024-11-26 9:30 ` Biju Das
2024-12-10 14:59 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 05/15] soc: renesas: rz-sysc: Move RZ/G3S SoC detection to the SYSC driver Claudiu
2024-12-10 15:00 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 06/15] dt-bindings: usb: renesas,usbhs: Document RZ/G3S SoC Claudiu
2024-11-26 9:20 ` [PATCH v2 07/15] dt-bindings: phy: renesas,usb2-phy: Mark resets as required for RZ/G3S Claudiu
2024-11-26 17:53 ` Conor Dooley
2024-12-10 14:41 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 08/15] dt-bindings: phy: renesas,usb2-phy: Add renesas,sysc-signal Claudiu
2024-12-10 15:02 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 09/15] phy: renesas: rcar-gen3-usb2: Fix an error handling path in rcar_gen3_phy_usb2_probe() Claudiu
2024-12-10 15:05 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 10/15] phy: renesas: rcar-gen3-usb2: Add support for PWRRDY Claudiu
2024-11-28 15:07 ` Geert Uytterhoeven
2024-11-29 9:03 ` Claudiu Beznea
2024-11-26 9:20 ` [PATCH v2 11/15] dt-bindings: reset: renesas,rzg2l-usbphy-ctrl: Document RZ/G3S support Claudiu
2024-11-26 17:53 ` Conor Dooley
2024-12-10 15:26 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 12/15] arm64: dts: renesas: Add #renesas,sysc-signal-cells to system controller node Claudiu
2024-11-28 15:17 ` Geert Uytterhoeven
2024-12-10 15:29 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 13/15] arm64: dts: renesas: r9a08g045: Enable the system controller Claudiu
2024-12-10 15:31 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 14/15] arm64: dts: renesas: r9a08g045: Add USB support Claudiu
2024-12-10 15:38 ` Geert Uytterhoeven
2024-11-26 9:20 ` [PATCH v2 15/15] arm64: dts: renesas: rzg3s-smarc: Enable " Claudiu
2024-12-10 15:41 ` Geert Uytterhoeven
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241210184542.GA4077820-robh@kernel.org \
--to=robh@kernel.org \
--cc=christophe.jaillet@wanadoo.fr \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=claudiu.beznea@tuxon.dev \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux-usb@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=p.zabel@pengutronix.de \
--cc=vkoul@kernel.org \
--cc=yoshihiro.shimoda.uh@renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).