From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fhigh-b6-smtp.messagingengine.com (fhigh-b6-smtp.messagingengine.com [202.12.124.157]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31904188591 for ; Sun, 16 Feb 2025 09:29:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.157 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739698145; cv=none; b=FKauHg0HiH1Jp/FAo5JTqoK5bjrK8Xx/5cltIB9Rxu+sUsbSyrQ2CSEudy/2D8WEDVyeceQ5rkNvPEaNHM5SxaC94jzs703ntdgPdjvhsLQS8XEvAePcW7q5nD1XqgGs15rucQwtIaFbdNRSCHn6TjJP0oGjlzIhOJj7z8GID2U= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739698145; c=relaxed/simple; bh=87gNpxr/N5yYW9fxj2zTd4L+D8Hj5m0IlV7xG+/6FUI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PglKIU15NMWuU54XjhMNTnz4bqactlfk3DvVS+KWY/8jPsEIgPoAVZpkUEoVSHEz0jRrEbmRe47NYj9Cx7rkUGaO4LniNIDv/Af5t7wjlkiiNrJ53zypnqj08aE2oHVzKLvlXNt/9/Dqp5ANC+3emAD0fAu0smcp1V3HmkVvato= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com; spf=pass smtp.mailfrom=testtoast.com; dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b=ixrSmfzS; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=lc8nSedp; arc=none smtp.client-ip=202.12.124.157 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=testtoast.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b="ixrSmfzS"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="lc8nSedp" Received: from phl-compute-02.internal (phl-compute-02.phl.internal [10.202.2.42]) by mailfhigh.stl.internal (Postfix) with ESMTP id 0DC6C2540115; Sun, 16 Feb 2025 04:29:03 -0500 (EST) Received: from phl-mailfrontend-01 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Sun, 16 Feb 2025 04:29:03 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=testtoast.com; h=cc:cc:content-transfer-encoding:content-type:date:date:from :from:in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:subject:subject:to:to; s=fm3; t=1739698142; x= 1739784542; bh=keG78B1fxGaV4Wn4xytqDU1dgO+GJXfNsDZnC18aq5o=; b=i xrSmfzSBrf7LiJeBzVjUSayPOR3n5ypqRlole0r+5Cdu/amAr4g5jUDBIgpgxB3r wdmY24LIu8QFM0gpurXqFw88VF9WJejP4WQ86+lbvX1Zdx2NAuPo2Z+GR1iWjOdd pRvZxhCrCjZnkWEfpDLJf1CbhmEpOJpBEiw/6fXN7h89K9poBUOLckoyi8iN7M74 Y9nhUGFLVu8QptrjQ6z2m2LFp6mtGqi8RyZtoI0QlhbXw7zW7x8FBoWs9bVL+7N/ sf6Cv0DQAufeZb03jBE2BzFay3IVEhT+Ra4Z9FJCQzCOLwtE4jbfJF4TnJhyzVEb gRvSah1JI2cqFJFjntzwA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:feedback-id:feedback-id:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:subject:subject:to:to:x-me-proxy:x-me-sender :x-me-sender:x-sasl-enc; s=fm3; t=1739698142; x=1739784542; bh=k eG78B1fxGaV4Wn4xytqDU1dgO+GJXfNsDZnC18aq5o=; b=lc8nSedpcjtKco+R2 TOL2uSb34qheXVdNs1bJDKf0VePciPyEfn6zbkDh1mug16sQWpmvZB5htRnAi+Wa ZW7YMyxhv2Ko/uTn474MnS/qm0R5PuFxURNDYgJHGZNFJiKlQSj4E8awAht+5ShG DlzuvhmJqViHvy5JBalEqsS549ln0sngy6bYFWXvaAA10AwIcrrqjOSzM2gH1mfn h8uHcdmUebdLK6sUI1DssbyHNtpOeCwx9UfK5l7im7v2bVky+TUOvDqz2fuUkGpA 0n6PmN45+ssh1LwPDql6W/5Sl4u4QYzYIgx7vvgiQdc2or7LU62hHVVt1vw7CHQM T72tw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeefvddrtddtgdehhedutdcutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpggftfghnshhusghstghrihgsvgdp uffrtefokffrpgfnqfghnecuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivg hnthhsucdlqddutddtmdenucfjughrpefhvfevufffkffojghfggfgsedtkeertdertddt necuhfhrohhmpefthigrnhcuhggrlhhklhhinhcuoehrhigrnhesthgvshhtthhorghsth drtghomheqnecuggftrfgrthhtvghrnhepffehieffgedtgfffjeetveegfeekleeileek veeuteffteetudffveegieeiheetnecuvehluhhsthgvrhfuihiivgepudenucfrrghrrg hmpehmrghilhhfrhhomheprhihrghnsehtvghsthhtohgrshhtrdgtohhmpdhnsggprhgt phhtthhopedugedpmhhouggvpehsmhhtphhouhhtpdhrtghpthhtoheprhhosghhsehkvg hrnhgvlhdrohhrghdprhgtphhtthhopehkrhiikhdoughtsehkvghrnhgvlhdrohhrghdp rhgtphhtthhopegtohhnohhrodgutheskhgvrhhnvghlrdhorhhgpdhrtghpthhtohepfi gvnhhssegtshhivgdrohhrghdprhgtphhtthhopehjvghrnhgvjhdrshhkrhgrsggvtges ghhmrghilhdrtghomhdprhgtphhtthhopehsrghmuhgvlhesshhhohhllhgrnhgurdhorh hgpdhrtghpthhtoheprghnughrvgdrphhriiihfigrrhgrsegrrhhmrdgtohhmpdhrtghp thhtohepmhgrtghrohgrlhhphhgrkedvsehgmhgrihhlrdgtohhmpdhrtghpthhtohepkh hikhhutghhrghnleeksehgmhgrihhlrdgtohhm X-ME-Proxy: Feedback-ID: idc0145fc:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Sun, 16 Feb 2025 04:28:58 -0500 (EST) From: Ryan Walklin To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland Cc: Andre Przywara , Chris Morgan , Hironori KIKUCHI , Philippe Simons , linux-sunxi@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Ryan Walklin Subject: [PATCH 4/8] drm/sun4i: tcon: Add support for R40 LCD Date: Sun, 16 Feb 2025 22:27:11 +1300 Message-ID: <20250216092827.15444-5-ryan@testtoast.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250216092827.15444-1-ryan@testtoast.com> References: <20250216092827.15444-1-ryan@testtoast.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Jernej Skrabec The Allwinner H616 and related SOCs have an LCD timing controller (TCON) which is compatible with the R40 SOC's controller and existing sun4i driver. The H616 does not expose this controller but the H700 and T507 (based on the same die) do. The controller supports LVDS and RGB output. Add quirks and compatible string to cover these SOCs. Signed-off-by: Jernej Skrabec Signed-off-by: Ryan Walklin --- drivers/gpu/drm/sun4i/sun4i_tcon.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.c b/drivers/gpu/drm/sun4i/sun4i_tcon.c index 4cd3a07daf6e4..d364e814fde26 100644 --- a/drivers/gpu/drm/sun4i/sun4i_tcon.c +++ b/drivers/gpu/drm/sun4i/sun4i_tcon.c @@ -1528,6 +1528,14 @@ static const struct sun4i_tcon_quirks sun8i_a83t_tv_quirks = { .has_channel_1 = true, }; +static const struct sun4i_tcon_quirks sun8i_r40_lcd_quirks = { + .supports_lvds = true, + .has_channel_0 = true, + .set_mux = sun8i_r40_tcon_tv_set_mux, + .dclk_min_div = 1, + .setup_lvds_phy = sun6i_tcon_setup_lvds_phy, +}; + static const struct sun4i_tcon_quirks sun8i_r40_tv_quirks = { .has_channel_1 = true, .polarity_in_ch0 = true, @@ -1569,6 +1577,7 @@ const struct of_device_id sun4i_tcon_of_table[] = { { .compatible = "allwinner,sun8i-a33-tcon", .data = &sun8i_a33_quirks }, { .compatible = "allwinner,sun8i-a83t-tcon-lcd", .data = &sun8i_a83t_lcd_quirks }, { .compatible = "allwinner,sun8i-a83t-tcon-tv", .data = &sun8i_a83t_tv_quirks }, + { .compatible = "allwinner,sun8i-r40-tcon-lcd", .data = &sun8i_r40_lcd_quirks }, { .compatible = "allwinner,sun8i-r40-tcon-tv", .data = &sun8i_r40_tv_quirks }, { .compatible = "allwinner,sun8i-v3s-tcon", .data = &sun8i_v3s_quirks }, { .compatible = "allwinner,sun9i-a80-tcon-lcd", .data = &sun9i_a80_tcon_lcd_quirks }, -- 2.48.1