From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 81E01215049 for ; Fri, 21 Feb 2025 15:25:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740151505; cv=none; b=GF85T6IZ6r19HYOx/GmdOj+IkQbzo2Uhm8DOmmsDxMr7mbmmyCDDR5SZuCXZdIkPUy7EbUydpLFCdgFibuOhxPzKrK6wsKBh4ahRK3UO8v7/pCDHjkcFyu+YlYQHTT4glSRC+17lGulCIIIWnxhYaU9w2Hgyt/yJVPY3Cennebk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740151505; c=relaxed/simple; bh=i5ri9ekSIIkKVxsR8eLTipN73T78Eiw6G+aO7XJu3cM=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=n05bgnq+H1KDOpcH9qldH/bxEcV7y8G/8pDd1o4NfNvyoqp158peQh0FhBAVUbZxakqwTVj3B0fummFq8VREBvuYEwxbSzPUPybFUsI+5gK7laBiaN9KQYcjoWdz+lhTjxwudnQTuBmRXSSezBidgC5cp0TFbvnD6l5mwEEbZ5A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=afhCO+nF; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="afhCO+nF" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-38f29a2c6a2so154195f8f.2 for ; Fri, 21 Feb 2025 07:25:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740151502; x=1740756302; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=pjw3owe+g82tMuYky0eC0Z5b8YUq4oE+S7asTRjT1vQ=; b=afhCO+nFDnUBplCiZITMbGr2WozZ4X8FBRJOhcpktTqG9OA4RBMCa4DkBWAticcICs HVR5ryUtL1mN/oOn1pAAsM5ELp0Iwlf9oDvIo1sllmevpKpKT5u2VjnOIlIdzsqOv4/z 5jusyEosaPfYNXpmHy2tWUkddVW8ruVnwGXxL8DzhZE5OzxOvXETy9YUgQGnJnNqbiVZ 8jR1DinvjTiJggJ6UhvsdYEpTYQt3IQLHYnNeFxKI6mN8FeBTGJqmhqA0t9zso5Yv4Er uH8vrbT07sC+sh2Gja2Da1KZtZ/kDT7tvT296KzqRtkI/1vrqJj3ZVLgf+ybtYpMXLmi 6PYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740151502; x=1740756302; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=pjw3owe+g82tMuYky0eC0Z5b8YUq4oE+S7asTRjT1vQ=; b=M97TS4qn8RYsHcS/0dsaEDlRC7dQw6x+vWLLw5u8SxqcdrSjDGMtFdvtNmaAKxG15K AITlCbFyzZEfmWlC8Ux1hMaz556zhNjBzG8+cjNWkmh8l3EfiJS1MttaNTkqBe4Gb2ff 8xqha/2IVw9JJJmEx7UYJz8vdGc0Vzk5zQFiNbK1Q5qVNHO9nEq2lcGIz5jfVHvHoTb8 lE8KzyR+SE0jQmbViqdzGtYKcLZ/GnQ1heqshxjLhjjtjufDo2wnosidKfS3DsA2tQ3z T1Td42jONBJRldmD43JAXw+Rd8Hxb+uR4Vh2EY1F2FZqzv/2f9XLP0fdGUFfStu85bG2 qeQA== X-Forwarded-Encrypted: i=1; AJvYcCU4ABnqorRdQQX8lQ2YtzcKT5rdAUrzk05IsMoX8gKLcmHDTL4WyBYbuBccXA0ynkNcJksZfrZflBm6@vger.kernel.org X-Gm-Message-State: AOJu0Yy3ivhEQMwPJG5XF3fODmwbTo3f7BEg5fS2k14vD3hwU4jfd8YU tkOxXvFWaHjHdXAILbB5vnXB91ZQNh9F6rs9QKshIKGocjP/pFwHaQhOgiXDLwYWmQMWHuIJ2R5 yt+w= X-Gm-Gg: ASbGnctK3HJ8tPle6V8iQ6VjF/TH7JmoxGT5x1+0A69fTWX+xVEeTnd4VWMy45vdaes cMaTemyAH/cn1ObN554XKssmpwQg5UITaO4xD9KYt8WDh1bflYZeByi98wiYdyFfPUbSurKXd8I s/V3cSvAlDzdLgu6GE2/WJv+zwjmMCt2dTZNey6eBjZjIms98lrDO7+Om4qaXbOAXyUhn/kfVR6 rtEVah5s1wY3hTKnLp2V5aXIhKPmekYlqNTFlftKigea+yF8d8iEbaWcLs9xyUtfiW/C12x2/lI FQFEjN4wXdq/Soyxzr/AvetOLRU0SNh67KrvyDDeL1KCaMR3N4Rx9b8+0olgVsaAAUhMvgibTgB j X-Google-Smtp-Source: AGHT+IGXCIe+EFHyzaoM7U0Y6loffB3qhAExuxR0V1/JrX/SWeHYnZhv9Xq5ZXQeBdS0Q4AwCEt9hQ== X-Received: by 2002:a17:907:9448:b0:ab7:d10b:e1f2 with SMTP id a640c23a62f3a-abc09c24983mr110312366b.12.1740151490054; Fri, 21 Feb 2025 07:24:50 -0800 (PST) Received: from [127.0.1.1] (78-11-220-99.static.ip.netia.com.pl. [78.11.220.99]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-abbaa56026fsm865456666b.113.2025.02.21.07.24.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:24:49 -0800 (PST) From: Krzysztof Kozlowski Subject: [PATCH v3 00/21] drm/msm: Add support for SM8750 Date: Fri, 21 Feb 2025 16:24:10 +0100 Message-Id: <20250221-b4-sm8750-display-v3-0-3ea95b1630ea@linaro.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAJqauGcC/33N0QqDIBTG8VcJr+dQ01xd7T3GLk6pdaBl6JBF9 O6zbsZg7PL/wfmdlUQb0EbSFCsJNmFEP+UoTwXpBph6S9HkJoIJxTiraStpfFy0YtRgnEdYaGV BlVorCY6TfDcH6/B1mLd77gHj04fleJH4vv7TEqeMtqXjyoGTXa2vI04Q/NmHnuxcEh9CcP2LE JkwgnHTGQMVyC9i27Y3DlL7+fYAAAA= X-Change-ID: 20250109-b4-sm8750-display-6ea537754af1 To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krishna Manikandan , Jonathan Marek , Kuogee Hsieh , Neil Armstrong Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Srini Kandagatla , Rob Clark , Jessica Zhang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=4977; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=i5ri9ekSIIkKVxsR8eLTipN73T78Eiw6G+aO7XJu3cM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBnuJqoWunlfAqOpvG4bmHGrkxmWzkH8NU2CUEkd zn5511S4GCJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZ7iaqAAKCRDBN2bmhouD 11fFD/0YjOnqKODGT/NKcg+eRYSgezae33GlG8IyOWxVduqrTXeiAz888StStw5817hOkWA47o0 4/ScVy1MjVWOElWkhrB+Yv2CvtpDw4VyRT2MaS18SNbr9d0X1ozn0imfSD16fXInlMKk7q7HOD6 2x1cvUYPVnsYPCzvh+Q09Yl9YOSNXQamIz3krykTJHhopXa7/5UDCYCIzDiebkWhQodbFLYZ+e3 N34ZcIi2oWHiFotwTgnDI8CiFeUuiLBTIM0zx0moLGOSCmz3FtrKsYSB7ghtkrPRFhoPTXyPUr+ hsbroIy0+wwl/GBU88h/kic9cg+uFlb5xfiT3th2shl+vhMGyPKyI4Nox5/tMrv1JQk6aCbFsgH FeO2KhzdM5DusNyS/o6iEvrkg2Wl/2/kZQnzpCwSiDEJzr8Mpg7wwVHIl5lvW88KfW9Bzl25bLH 62v34hlrbN/PIcb6LDfd2gEyhherif9Ss/Zz5TSUzzAf7/cElZCAaIO0Zd/jq8/S11sFRRuhECL 1T3KR0VgY0fZgMvMnPJ1pi4zNTf2BdRQGCcfDhQWlrpR7ztZTJ4rfkvFAxQ10cxOixahoVMZXmO rvNG9Y31S8jNvBVU1iczliDISJa+Ty0NKnY1GIR8VELfUqCji6h7Nqq5qL34DdlBtopWwb8rN5K Ak2AA3zQ6JjeVDw== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Hi, Dependency / Rabased on top of ============================== https://lore.kernel.org/all/20241214-dpu-drop-features-v1-0-988f0662cb7e@linaro.org/ Merging ======= DSI pieces here might not be ready - I got modetest writeback working, but DSI panel on MTP8750 still shows darkness. Therefore we discussed that DPU/catalog things could be applied first. Changes in v3 ============= - Add ack/rb tags - #5: dt-bindings: display/msm: dp-controller: Add SM8750: Extend commit msg - #7: dt-bindings: display/msm: qcom,sm8750-mdss: Add SM8750: - Properly described interconnects - Use only one compatible and contains for the sub-blocks (Rob) - #12: drm/msm/dsi: Add support for SM8750: Drop 'struct msm_dsi_config sm8750_dsi_cfg' and use sm8650 one. - drm/msm/dpu: Implement new v12.0 DPU differences Split into several patches - Link to v2: https://lore.kernel.org/r/20250217-b4-sm8750-display-v2-0-d201dcdda6a4@linaro.org Changes in v2 ============= - Implement LM crossbar, 10-bit alpha and active layer changes: New patch: drm/msm/dpu: Implement new v12.0 DPU differences - New patch: drm/msm/dpu: Add missing "fetch" name to set_active_pipes() - Add CDM - Split some DPU patch pieces into separate patches: drm/msm/dpu: Drop useless comments drm/msm/dpu: Add LM_7, DSC_[67], PP_[67] and MERGE_3D_5 drm/msm/dpu: Add handling of LM_6 and LM_7 bits in pending flush mask - Split DSI and DSI PHY patches - Mention CLK_OPS_PARENT_ENABLE in DSI commit - Mention DSI PHY PLL work: https://patchwork.freedesktop.org/patch/542000/?series=119177&rev=1 - DPU: Drop SSPP_VIG4 comments - DPU: Add CDM - Link to v1: https://lore.kernel.org/r/20250109-b4-sm8750-display-v1-0-b3f15faf4c97@linaro.org Best regards, Krzysztof --- Krzysztof Kozlowski (21): dt-bindings: display/msm: dsi-controller-main: Combine if:then: entries dt-bindings: display/msm: dsi-controller-main: Add missing minItems dt-bindings: display/msm: dsi-phy-7nm: Add SM8750 dt-bindings: display/msm: dsi-controller-main: Add SM8750 dt-bindings: display/msm: dp-controller: Add SM8750 dt-bindings: display/msm: qcom,sm8650-dpu: Add SM8750 dt-bindings: display/msm: qcom,sm8750-mdss: Add SM8750 drm/msm/dpu: Add missing "fetch" name to set_active_pipes() drm/msm/dpu: Clear CTL_FETCH_PIPE_ACTIVE on mixer reset drm/msm/dpu: Clear CTL_FETCH_PIPE_ACTIVE on ctl_path reset drm/msm/dpu: Clear CTL_FETCH_PIPE_ACTIVE before blend setup drm/msm/dpu: Drop useless comments drm/msm/dpu: Add LM_7, DSC_[67], PP_[67] and MERGE_3D_5 drm/msm/dpu: Add handling of LM_6 and LM_7 bits in pending flush mask drm/msm/dsi/phy: Add support for SM8750 drm/msm/dsi: Add support for SM8750 drm/msm/dpu: Add support for SM8750 drm/msm/dpu: Implement 10-bit color alpha for v12.0 DPU drm/msm/dpu: Implement CTL_PIPE_ACTIVE for v12.0 DPU drm/msm/dpu: Implement LM crossbar for v12.0 DPU drm/msm/mdss: Add support for SM8750 .../bindings/display/msm/dp-controller.yaml | 4 + .../bindings/display/msm/dsi-controller-main.yaml | 124 +++--- .../bindings/display/msm/dsi-phy-7nm.yaml | 1 + .../bindings/display/msm/qcom,sm8650-dpu.yaml | 1 + .../bindings/display/msm/qcom,sm8750-mdss.yaml | 470 +++++++++++++++++++ .../drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h | 496 +++++++++++++++++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 59 ++- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 12 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 35 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 71 ++- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.h | 19 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c | 210 ++++++++- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.h | 18 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h | 6 + drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + drivers/gpu/drm/msm/dsi/dsi.h | 2 + drivers/gpu/drm/msm/dsi/dsi_cfg.c | 14 + drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + drivers/gpu/drm/msm/dsi/dsi_host.c | 80 ++++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 + drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 79 +++- drivers/gpu/drm/msm/msm_mdss.c | 33 ++ drivers/gpu/drm/msm/msm_mdss.h | 1 + .../gpu/drm/msm/registers/display/dsi_phy_7nm.xml | 14 + 26 files changed, 1654 insertions(+), 101 deletions(-) --- base-commit: b29308070eeaeae75762724bb01d98b71216f97a change-id: 20250109-b4-sm8750-display-6ea537754af1 Best regards, -- Krzysztof Kozlowski