From: Rob Herring <robh@kernel.org>
To: Krzysztof Kozlowski <krzk@kernel.org>
Cc: Patrice Chotard <patrice.chotard@foss.st.com>,
Conor Dooley <conor+dt@kernel.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
Philipp Zabel <p.zabel@pengutronix.de>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>,
christophe.kerello@foss.st.com, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v7 2/7] dt-bindings: memory-controllers: Add STM32 Octo Memory Manager controller
Date: Wed, 2 Apr 2025 08:47:25 -0500 [thread overview]
Message-ID: <20250402134725.GA145044-robh@kernel.org> (raw)
In-Reply-To: <71c301ea-0be7-4349-92d6-93b3ffc9c593@kernel.org>
On Wed, Apr 02, 2025 at 10:45:08AM +0200, Krzysztof Kozlowski wrote:
> On 02/04/2025 00:20, Rob Herring wrote:
> >> + clocks = <&rcc CK_BUS_OSPIIOM>,
> >> + <&scmi_clk CK_SCMI_OSPI1>,
> >> + <&scmi_clk CK_SCMI_OSPI2>;
> >> + clock-names = "omm", "ospi1", "ospi2";
> >> + resets = <&rcc OSPIIOM_R>,
> >> + <&scmi_reset RST_SCMI_OSPI1>,
> >> + <&scmi_reset RST_SCMI_OSPI2>;
> >> + reset-names = "omm", "ospi1", "ospi2";
> >> + access-controllers = <&rifsc 111>;
> >> + power-domains = <&CLUSTER_PD>;
> >> + #address-cells = <2>;
> >> + #size-cells = <1>;
> >> + st,syscfg-amcr = <&syscfg 0x2c00 0x7>;
> >> + st,omm-req2ack-ns = <0>;
> >> + st,omm-mux = <0>;
> >> + st,omm-cssel-ovr = <0>;
> >> +
> >> + spi@0 {
> >> + compatible = "st,stm32mp25-ospi";
> >> + reg = <0 0 0x400>;
> >> + memory-region = <&mm_ospi1>;
> >> + interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
> >> + dmas = <&hpdma 2 0x62 0x00003121 0x0>,
> >> + <&hpdma 2 0x42 0x00003112 0x0>;
> >> + dma-names = "tx", "rx";
> >> + clocks = <&scmi_clk CK_SCMI_OSPI1>;
> >> + resets = <&scmi_reset RST_SCMI_OSPI1>, <&scmi_reset RST_SCMI_OSPI1DLL>;
> >
> > Looks like you are duplicating properties in the parent and child nodes.
> > Maybe that accurately models the h/w, but if it is just so the drivers
> > can get the resources from "the driver's node", you can always just look
> > in the child nodes for the resources (as probably you want to drop the
> > per instance resources from the parent).
>
>
> The current solution was actually my suggestion because if a parent
> device has to toggle child's reset, it means it actually is the consumer
> of that reset one way or another. IOW, it is one of its resources.
>
> This also might matter for some of the implementations because we might
> need to setup device links or do some probe-ordering (in the future)
> between parent and the reset provider.
>
> Without reset resource in the parent, I could imagine probe order:
> 1. parent (pokes into the child for reset)
> 2. reset and clock providers
> 3. child
> which would defer between 1 and 2.
>
> With parent having the resource it would be re-ordered into:
> 1. reset and clock providers
> 2. parent
> 3. child
Okay, fair enough.
Rob
next prev parent reply other threads:[~2025-04-02 13:47 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-01 12:21 [PATCH v7 0/7] Add STM32MP25 SPI NOR support Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 1/7] MAINTAINERS: add entry for STM32 OCTO MEMORY MANAGER driver Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 2/7] dt-bindings: memory-controllers: Add STM32 Octo Memory Manager controller Patrice Chotard
2025-04-01 22:20 ` Rob Herring
2025-04-02 8:45 ` Krzysztof Kozlowski
2025-04-02 13:47 ` Rob Herring [this message]
2025-04-01 12:21 ` [PATCH v7 3/7] memory: Add STM32 Octo Memory Manager driver Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 4/7] arm64: dts: st: Add OMM node on stm32mp251 Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 5/7] arm64: dts: st: Add ospi port1 pinctrl entries in stm32mp25-pinctrl.dtsi Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 6/7] arm64: dts: st: Add SPI NOR flash support on stm32mp257f-ev1 board Patrice Chotard
2025-04-01 12:21 ` [PATCH v7 7/7] arm64: defconfig: Enable STM32 Octo Memory Manager and OcstoSPI driver Patrice Chotard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250402134725.GA145044-robh@kernel.org \
--to=robh@kernel.org \
--cc=alexandre.torgue@foss.st.com \
--cc=catalin.marinas@arm.com \
--cc=christophe.kerello@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=p.zabel@pengutronix.de \
--cc=patrice.chotard@foss.st.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).