From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
cros-qcom-dts-watchers@chromium.org
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Neil Armstrong <neil.armstrong@linaro.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
Dmitry Baryshkov <lumag@kernel.org>
Subject: [PATCH v2 15/24] arm64: dts: qcom: sdm845: Use the header with DSI phy clock IDs
Date: Tue, 08 Apr 2025 11:32:12 +0200 [thread overview]
Message-ID: <20250408-dts-qcom-dsi-phy-clocks-v2-15-73b482a6dd02@linaro.org> (raw)
In-Reply-To: <20250408-dts-qcom-dsi-phy-clocks-v2-0-73b482a6dd02@linaro.org>
Use the header with DSI phy clock IDs to make code more readable.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 3 ++-
arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 3 ++-
arch/arm64/boot/dts/qcom/sdm845.dtsi | 21 +++++++++++++--------
3 files changed, 17 insertions(+), 10 deletions(-)
diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
index a5932a61893be02ab118ab366348d8cce27a4bd1..2b2ef4dbad2fc55b27fd176baf1b4205802e1c42 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
+++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
@@ -555,7 +555,8 @@ &mdss_dsi1 {
qcom,dual-dsi-mode;
/* DSI1 is slave, so use DSI0 clocks */
- assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>;
+ assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>;
status = "okay";
diff --git a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts
index cd5172ad24906ca8eadda5a25912d13b62ea5ded..a98756e8b965fe7aa475271f72c0b73b20fbceaa 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts
+++ b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts
@@ -495,7 +495,8 @@ &mdss_dsi1 {
qcom,dual-dsi-mode;
/* DSI1 is slave, so use DSI0 clocks */
- assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>;
+ assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>;
ports {
port@1 {
diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi
index 2968a5c541dc0a6c1c28e32160c4c40a8f332497..5808129e2dde061dbc79d63cce9f5254de2d7d96 100644
--- a/arch/arm64/boot/dts/qcom/sdm845.dtsi
+++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi
@@ -7,6 +7,7 @@
#include <dt-bindings/clock/qcom,camcc-sdm845.h>
#include <dt-bindings/clock/qcom,dispcc-sdm845.h>
+#include <dt-bindings/clock/qcom,dsi-phy-28nm.h>
#include <dt-bindings/clock/qcom,gcc-sdm845.h>
#include <dt-bindings/clock/qcom,gpucc-sdm845.h>
#include <dt-bindings/clock/qcom,lpass-sdm845.h>
@@ -4708,8 +4709,10 @@ mdss_dsi0: dsi@ae94000 {
"core",
"iface",
"bus";
- assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
- assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>;
+ assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
+ <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
+ assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>;
operating-points-v2 = <&dsi_opp_table>;
power-domains = <&rpmhpd SDM845_CX>;
@@ -4780,8 +4783,10 @@ mdss_dsi1: dsi@ae96000 {
"core",
"iface",
"bus";
- assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
- assigned-clock-parents = <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>;
+ assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
+ <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
+ assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>;
operating-points-v2 = <&dsi_opp_table>;
power-domains = <&rpmhpd SDM845_CX>;
@@ -4973,10 +4978,10 @@ dispcc: clock-controller@af00000 {
clocks = <&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_DISP_GPLL0_CLK_SRC>,
<&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
- <&mdss_dsi0_phy 0>,
- <&mdss_dsi0_phy 1>,
- <&mdss_dsi1_phy 0>,
- <&mdss_dsi1_phy 1>,
+ <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>,
+ <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>,
+ <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>,
<&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>,
<&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>;
clock-names = "bi_tcxo",
--
2.45.2
next prev parent reply other threads:[~2025-04-08 9:32 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-08 9:31 [PATCH v2 00/24] ARM / arm64: dts: qcom: Use the header with DSI phy clock IDs Krzysztof Kozlowski
2025-04-08 9:31 ` [PATCH v2 01/24] ARM: dts: qcom: msm8226: " Krzysztof Kozlowski
2025-04-08 9:31 ` [PATCH v2 02/24] ARM: dts: qcom: msm8974: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 03/24] ARM: dts: qcom: msm8916: " Krzysztof Kozlowski
2025-04-08 10:23 ` Luca Weiss
2025-04-08 21:57 ` Bjorn Andersson
2025-04-08 9:32 ` [PATCH v2 04/24] arm64: dts: qcom: msm8917: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 05/24] arm64: dts: qcom: msm8939: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 06/24] arm64: dts: qcom: msm8953: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 07/24] arm64: dts: qcom: msm8976: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 08/24] arm64: dts: qcom: msm8996: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 09/24] arm64: dts: qcom: msm8998: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 10/24] arm64: dts: qcom: qcm2290: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 11/24] arm64: dts: qcom: sc7180: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 12/24] arm64: dts: qcom: sc8180x: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 13/24] arm64: dts: qcom: sdm630: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 14/24] arm64: dts: qcom: sdm670: " Krzysztof Kozlowski
2025-04-08 9:32 ` Krzysztof Kozlowski [this message]
2025-04-08 9:32 ` [PATCH v2 16/24] arm64: dts: qcom: sm6115: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 17/24] arm64: dts: qcom: sm6125: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 18/24] arm64: dts: qcom: sm6350: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 19/24] arm64: dts: qcom: sm8150: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 20/24] arm64: dts: qcom: sm8250: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 21/24] arm64: dts: qcom: sm8350: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 22/24] arm64: dts: qcom: sm8450: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 23/24] arm64: dts: qcom: sm8550: " Krzysztof Kozlowski
2025-04-08 9:32 ` [PATCH v2 24/24] arm64: dts: qcom: sm8650: " Krzysztof Kozlowski
2025-04-09 4:03 ` [PATCH v2 00/24] ARM / arm64: dts: qcom: " Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250408-dts-qcom-dsi-phy-clocks-v2-15-73b482a6dd02@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lumag@kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).