From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CD33278E42 for ; Tue, 29 Apr 2025 08:51:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745916675; cv=none; b=ip2yYfsbxvL4sEE3wqgljUXn+PtPEXZUbSnAuP5z6VUqQ8b8wH4oVj2ACmhHd/MAKsP9lzQOjS9fHRjwGGWNx408dDI6lIkDTf5JbmcLqoJpcXqWIPRqmvfAnhj1rtPoX0DdExJWKgup4tfZLcH3GOR2sOFwZfWdZk9snKq594E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745916675; c=relaxed/simple; bh=YsDFhu4HcEnff3t1qXe/L3ejyCjNlMTtIe/MIcb0h08=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=oPDpg6I9wYg24iApSVfHYcENzb2e/XQE4kLErST4D4dPjYGrOWgLqCYOH5AGqYfHgbfA36VvrFgCcRGJhUEtVDNuVvvun2Q8Z9wpFwLfpq1ilZgMH2t+6eApYspk2Uk02ZZc7gSfH8Ac2DjGbeAw0nklI9Pa2HW+4NeSp0YSL5w= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=UhdSu1Us; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="UhdSu1Us" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-736a7e126c7so5207851b3a.3 for ; Tue, 29 Apr 2025 01:51:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1745916671; x=1746521471; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YxwsaEgj+Q0Omu+vZ1eyC37eLFX1X+cgZiMPV4Vs2Kw=; b=UhdSu1Us6iRu8aXXyY6WAJLdee4YB5yKjO02A136Q1NEt41nblNqRFdlwtNkY7blxS xtY9OcftB5a73NVYgjiEmU7j8+SZPSsl6Jwk+rnSGgk23lXKj/WM1sK/3enkkDHawTPy /zTfBR9PWDfIP7Hgwdz3aT7NG05e+C6RvIwD1999qBaTsnM+lMhfV5QhJyuT0HbisVzM X0A8m4XPjcCC9cOF/eBfLtVU5gfF0D3fuXYZBgIDgxQtx35WHE2fW3eVjJIpzTEUqzsU atQ/lueHzp2jt4MPjRTyvBMVy9w8eNUpo5Xzj+1ALDriYdCc6RrPDNvuzcwWvBRW3xcW 0N6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745916671; x=1746521471; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YxwsaEgj+Q0Omu+vZ1eyC37eLFX1X+cgZiMPV4Vs2Kw=; b=wekcUr0oqrWKWgzgSWKHL/sZxaxsJZV8DC0crw8hS5Jsq39Y6l8XIoLp+287UNPex1 rZQ/qopPAeiIL2SItGQ7HyJF4ZWa9s9nX0G3qt6BLL4m5/Jh2EYfKq3GgTh950yDsa7I bMOSY7PXpte0Mdme5wkal2V8DQYUQuk8wKXdoCIr/GN3dy6Z39UhXlHARpV8+hlIj8rN cc59pwEzsnj9D6bHBmJTv5XMOBYsIFcrTXJAGonjypXEfeFl6DL+wYpt1S1/yzAuIVX4 SBMkkpkd6C97eyM8iuHhpMDArs6b266eoFiV4WgPE5LxpVM9VBhS+plrDYebJncsXSP8 zz8w== X-Forwarded-Encrypted: i=1; AJvYcCU6CkPd3gRCy5qHUggRL1+A7Yx8fIos4AuddI9AEd6sVuF+pFbA+3b0jghUG+T7dOMcqPLKocC/z/x2@vger.kernel.org X-Gm-Message-State: AOJu0Yz4eQBL85JdxxS+0puZXD7LnMnUgN0xJv2QWViv2T5zzkuagZdf MuzXI1EYqbri07/D6+ZCzQEVeSmarY2MIu7UGHQKQL4TFpB+I6t3rM5kx5ijXuk= X-Gm-Gg: ASbGncu0fcGz+utsI4v4++QwbiLb9NNUGbZdL5KEiHlhGnAsktouSq0esR9ArNmTmp2 oV6SwzId7T2AbJ8oEYyDtENf/iBGHPlXWEsU+FmICEfvKSM3otQtQegJ4wFAkN/Tf3Iqq3XkiMg 0H3wW/WNZln22ripYGxPlMoVb5hgK0q5cCc5h1VYvy8EEOc0crGal7483e1aYHoJHNf+50fwDGo gnmlAolpFt/ersLE2gs2JU3BqHLTV9ReQM4LJSPI+yTYXbRNDhxr4UYPv8BdIUjmm+4L1q1T6+Q HQov19IyWKo4sZp/ArdTB8UQ2gBV2t4hqIRPOHRb7cUgv/zSEj7CG3QBe9GjFck6xQXMuS6gqZF AVWvROJmQ+cYYoh8= X-Google-Smtp-Source: AGHT+IEctMKqKIxfKHwBx6+1Ghb0+9YYYgqcw8OVqlt6Q6s6LPNYwZUXZToj5U3b66+aQrGv2/impw== X-Received: by 2002:a05:6a21:3a44:b0:1f5:93cd:59b5 with SMTP id adf61e73a8af0-2046a646f3cmr19836662637.28.1745916671308; Tue, 29 Apr 2025 01:51:11 -0700 (PDT) Received: from localhost.localdomain (210-61-187-174.hinet-ip.hinet.net. [210.61.187.174]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b15f8597e0bsm8550119a12.44.2025.04.29.01.51.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 29 Apr 2025 01:51:10 -0700 (PDT) From: Guodong Xu To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org, p.zabel@pengutronix.de, drew@pdp7.com, inochiama@gmail.com, geert+renesas@glider.be, heylenay@4d2.org, tglx@linutronix.de, hal.feng@starfivetech.com, unicorn_wang@outlook.com, duje.mihanovic@skole.hr, heikki.krogerus@linux.intel.com Cc: elder@riscstar.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, guodong@riscstar.com Subject: [PATCH v3 0/6] pwm: Update PWM_PXA driver for SpacemiT K1 Date: Tue, 29 Apr 2025 16:50:42 +0800 Message-ID: <20250429085048.1310409-1-guodong@riscstar.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This patchset adds support for the SpacemiT K1 SoC in the PWM_PXA driver and updates related device tree bindings. The changes enable PWM functionality on the K1 platform through driver enhancements, configuration updates, and device tree additions. Functionality has been verified on the Banana Pi BPI-F3 board using PWM14, configured as a pwm-backlight. Per community feedback, the actual pwm-backlight node is not included in this patchset but can be found in patch 7 of the v1 series, with modification of pwms property to 4-cell format to match updated binding (#pwm-cells = <3>) since v3. + pwms = <&pwm14 0 2000 0>; This patchset is based on [spacemit/for-next] base: https://github.com/spacemit-com/linux for-next Plus the following dependencies: 1. Clock controller driver, posted by Heylen Chu (v8), with most of it has been accepted: https://lore.kernel.org/all/20250416135406.16284-1-heylenay@4d2.org/ 2. Reset controller driver, posted by Alex Elder (v5): https://lore.kernel.org/all/20250418145401.2603648-1-elder@riscstar.com/ Major differences between v3 and v2: - Patch 1: - Added: Reviewed-by: Rob Herring (Arm) # v2. - When compatible string contains "spacemit,k1-pwm", #pwm-cells must be 3. - Patch 2: - Dropped the addition of a reset_control field to struct pxa_pwm_chip. - Using a local variable in pwm_probe() instead. - Patch 3: - In k1.dtsi, changed #pwm-cells = <1> to <3>. Major differences between v2 and v1: - Dropped the addition of spacemit,k1-pwm as a compatible string in the PWM_PXA driver; instead, it now falls back to marvell,pxa910-pwm. - Removed pinctrl settings for all PWM nodes (pwm0-pwm14); only the pwm14_1 configuration is included in this version. - Changed PWM_PXA from built-in to a loadable module (=m) in the riscv defconfig. v2 consists of the following patches: Patch 1: Add spacemit,k1-pwm compatible string (with fallback to marvell,pxa910-pwm) and support optional resets property. Patch 2: Add reset controller support to the PWM_PXA driver. Patch 3: Add device tree nodes for all 20 PWM instances on K1. Patch 4: Add pinctrl settings for PWM14. Patch 5: Add ARCH_SPACEMIT dependency to the PWM_PXA Kconfig entry. Patch 6: Enable PWM and PWM_PXA in riscv defconfig for SpacemiT K1. v2: https://lore.kernel.org/all/20250420070251.378950-1-guodong@riscstar.com/ v1: https://lore.kernel.org/all/20250411131423.3802611-1-guodong@riscstar.com/ Best regards, Guodong Xu Guodong Xu (6): dt-bindings: pwm: marvell,pxa-pwm: Add SpacemiT K1 PWM support pwm: pxa: add optional reset control riscv: dts: spacemit: add PWM support for K1 SoC riscv: dts: spacemit: add pwm14_1 pinctrl setting pwm: Kconfig: add depends on ARCH_SPACEMIT to PWM_PXA riscv: defconfig: Enable PWM support for SpacemiT K1 SoC .../bindings/pwm/marvell,pxa-pwm.yaml | 35 +++- arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi | 7 + arch/riscv/boot/dts/spacemit/k1.dtsi | 180 ++++++++++++++++++ arch/riscv/configs/defconfig | 2 + drivers/pwm/Kconfig | 2 +- drivers/pwm/pwm-pxa.c | 7 + 6 files changed, 225 insertions(+), 8 deletions(-) base-commit: cb9c3aeae509b36afbdf46942a7a0a0dfc856ce7 prerequisite-patch-id: a5d2fb43fd88525fa6c8ee767c31adfee87f1012 prerequisite-patch-id: 8a8d0eefd0b4423d87f3c093b451a0fa60622ec4 prerequisite-patch-id: 30f92f93e5b3577bde61424303f21c709a715ec5 prerequisite-patch-id: d774b8281b5c6a822445365ee94925e1ab6c7a93 prerequisite-patch-id: 54a4f5d065eb9f212fd99efec6e7e06abbb9bad8 prerequisite-patch-id: 93962be60d1b58a98d947edf51b4af9edf513785 prerequisite-patch-id: 5f53f8bf16fb067628092daebc4831293261aa01 -- 2.43.0