From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5663E2DCC03 for ; Sun, 25 May 2025 08:47:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748162850; cv=none; b=ZxAiKwyjWnZ+C8UhrTD53k0CzTv77anB9KpKN5kDSVSf9Jvtlr4iSsq57tFW7gyhABgvtJ9DCqdiBZkoLGbCcRI9Z0StOmxhEEEb2c5fijtU1XIqZYyDQNxvp5XWr1/UT+eYRs7MLUKebN16h3Ot+6Oze2Zs85Hk+j940FzZIu8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748162850; c=relaxed/simple; bh=qRRaOQGExCSaWWO43saGKKBCU1eK7iK2sd+UThduG8c=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=JwO9JqPCVvKDrJwzTsOR5VMX4GPtEhmdAdzeDxl6BqRr/pD5Z5zdRENDH6rritS4U+tliJVOX/EU3NJLy1p99msAReK1JOekYl6BJyqgICB+OBc9vejBioJBhGid1O9EUCu1Q3/jY7H1gUAz1FFPP/ley5CKl1B8gRNW5luBWoA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=cTk2nRzm; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="cTk2nRzm" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-742b614581dso1216170b3a.3 for ; Sun, 25 May 2025 01:47:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1748162847; x=1748767647; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=Ao7Q/xXijY5fH5cbAIEqBGx+ybN0Ql0QjcAKqCvWttA=; b=cTk2nRzmet41pwIWrvALnY4INkqnUEnHhieYc6FKRy9kGtfh89v//WVRk/ghsoqokf SrUo/O2YXB1H/ZW85bJ/SoJoAkowWqn34LNRg6QhWHrM7l74eRyQmYc8Y7dF2R6Q6mJS YYZ4zR+mLHoqAeSkWKIdTt5D7IdimSYe30yE7wbP79QASgLyk/dtBgR7GaWZhAjqUh+r 2E4DB711jknYAV0wKtDjMPe1UmynqdbmXW6NZ8D6SAsqoeIpnnyov+3oe8Eirmh0OBW9 rK+mMQK/0KUmWkUxIAf4J6LY6LVbvTLaeQKfbmi/PwaBhNEWQaOXTI53EsujjjJtt9W/ dLlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748162847; x=1748767647; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Ao7Q/xXijY5fH5cbAIEqBGx+ybN0Ql0QjcAKqCvWttA=; b=SwUXvn4qtgPHHnwGT+Szed9dX7Yi0a2raIgk+Nb+q4YdPQrdZVvgNpvjpbN1VrOIq/ X5bWWvPTFeRDMMp/grSX62g26thAtc2c22T97WnuEY/iPCinWNunrZE83ngYzYQmEa/m B2hWg2G7tXLr1q5yDdvqzrRWhx/U0QLw2TtrYMUWbmP2doxpb1J7xUDz20YTJHZVa59k lRHlbjoL4HMtfE4vmxgckk/61g44QueGYf4nJAzXtgIkWqmNN1MfDGYzkxBjdILJa7pr Tl3qARXWEWNPgcvFEuVPbsHjlO/zT73/ebtfNziRe8k99tuV/djxY7coDtMno1CRJzkm oDmg== X-Forwarded-Encrypted: i=1; AJvYcCXVELA173xIWVvku5eI2/oZ6jtTPfzwRzlmjnAEgeQQE3LdQ7vdj66eAON0v9/9GaQS2SVwybegARc+@vger.kernel.org X-Gm-Message-State: AOJu0Yyd6OWtkIFikrJWaabC3kmlSk3Yl+ceqXpzMs4ZMXIgn+GV6xus JaxufsJNijP/vO8GJXYmGHb/SV6E9jB0QMcR2QDd/I6y52SBJFGASubUR1SDnmgaGRQ= X-Gm-Gg: ASbGncuFtU4TiTkFp3e6GIE9mJ++Nad7SNwMp2k696CHOSWvDVdKot9raWg+zMFTMV8 O/f1HF51IDzicfgcvHxKRBt0/+rgTR5U/UKXBPkLILy+DvzXEQvTQsjEZfgOCu2a9Qu7YxaIJS2 3NizqAW4X6RjZsqNnWlvYdxdahmQLT3+LCTpKMkywJqhIDIx6Ih+WpX6eV+A7mk4CFdxSH457CY LdbfgOJmwb31YBFuYAjde5S6tPaCECCKyNEq57zy4dGjvO0vvYUJybfB/R5ADKCqvlVz27meXCA /8CxmDAQsOnGdZX/569LHajS2b4/EZRpwaj3NIvrg6RBxo5HX6HxpmsLKiqPM2Gi2UtSejR0+BF aafp8JVUn X-Google-Smtp-Source: AGHT+IEc8vlNlubdM7ZcFtUpfAvKcv5TgPvrM2RuQ5WgOI01LJtb0pSWzaY2oJXu3hrpj45QwRe5xA== X-Received: by 2002:a05:6a21:4592:b0:1f5:8e54:9f10 with SMTP id adf61e73a8af0-2188c374058mr10629850637.34.1748162847430; Sun, 25 May 2025 01:47:27 -0700 (PDT) Received: from localhost.localdomain ([122.171.22.180]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b26eaf6dd83sm15250627a12.18.2025.05.25.01.47.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 May 2025 01:47:26 -0700 (PDT) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v4 00/23] Linux SBI MPXY and RPMI drivers Date: Sun, 25 May 2025 14:16:47 +0530 Message-ID: <20250525084710.1665648-1-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The SBI v3.0 (MPXY extension) [1] and RPMI v1.0 [2] specifications are frozen and in public review at the RISC-V International. Currently, most of the RPMI and MPXY drivers are in OpenSBI whereas Linux only has SBI MPXY mailbox controller driver, RPMI clock driver and RPMI system MSI driver This series also includes ACPI support for SBI MPXY mailbox controller and RPMI system MSI drivers. These patches can be found in the riscv_sbi_mpxy_mailbox_v4 branch at: https://github.com/avpatel/linux.git To test these patches, boot Linux on "virt,rpmi=on,aia=aplic-imsic" machine with OpenSBI and QEMU from the dev-upstream branch at: https://github.com/ventanamicro/opensbi.git https://github.com/ventanamicro/qemu.git [1] https://github.com/riscv-non-isa/riscv-sbi-doc/releases [2] https://github.com/riscv-non-isa/riscv-rpmi/releases Changes since v3: - Rebased the series on Linux-6.15-rc7 - Updated PATCH2 DT bindings as-per Rob's suggestion - Improved request_threaded_irq() usage in PATCH7 - Updated PATCH10 clk-rpmi driver as-per commments from Andy - Updated PATCH13 irq-riscv-rpmi-sysmsi driver as-per comments from Andy and Tglx - Addressed ACPI related comments in PATCH14, PATCH15, PATCH18, PATCH20 and PATCH21 Changes since v2: - Dropped the "RFC" tag from series since the SBI v3.0 and RPMI v1.0 specifications are now frozen - Rebased the series on Linux-6.15-rc5 - Split PATCH8 of v2 into two patches adding separate DT bindings for "riscv,rpmi-mpxy-clock" and "riscv,rpmi-clock" - Split PATCH10 of v2 into two patches adding separate DT bindings for "riscv,rpmi-mpxy-system-msi" and "riscv,rpmi-system-msi" - Addressed comments from TGLX on PATCH11 of v2 adding irqchip driver for RPMI system MSI - Addressed ACPI related comments in PATCH15 and PATCH16 of v2 - New PATCH17 and PATCH18 in this series Changes since v1: - Addressed DT bindings related comments in PATCH2, PATCH3, and PATCH7 of v1 series - Addressed comments in PATCH6 and PATCH8 of v1 series - New PATCH6 in v2 series to allow fwnode based mailbox channel request - New PATCH10 and PATCH11 to add RPMI system MSI based interrupt controller driver - New PATCH12 to PATCH16 which adds ACPI support in SBI MPXY mailbox driver and RPMI system MSI driver - New PATCH17 to enable required kconfig option to allow graceful shutdown on QEMU virt machine Anup Patel (14): riscv: Add new error codes defined by SBI v3.0 dt-bindings: mailbox: Add bindings for RPMI shared memory transport dt-bindings: mailbox: Add bindings for RISC-V SBI MPXY extension RISC-V: Add defines for the SBI message proxy extension mailbox: Add common header for RPMI messages sent via mailbox mailbox: Allow controller specific mapping using fwnode mailbox: Add RISC-V SBI message proxy (MPXY) based mailbox driver dt-bindings: clock: Add RPMI clock service message proxy bindings dt-bindings: clock: Add RPMI clock service controller bindings dt-bindings: Add RPMI system MSI message proxy bindings dt-bindings: Add RPMI system MSI interrupt controller bindings irqchip: Add driver for the RPMI system MSI service group RISC-V: Enable GPIO keyboard and event device in RV64 defconfig MAINTAINERS: Add entry for RISC-V RPMI and MPXY drivers Rahul Pathak (1): clk: Add clock driver for the RISC-V RPMI clock service group Sunil V L (8): ACPI: property: Refactor acpi_fwnode_get_reference_args() ACPI: property: Add support for cells property ACPI: scan: Update honor list for RPMI System MSI ACPI: RISC-V: Create interrupt controller list in sorted order ACPI: RISC-V: Add support to update gsi range ACPI: RISC-V: Add RPMI System MSI to GSI mapping mailbox/riscv-sbi-mpxy: Add ACPI support irqchip/riscv-rpmi-sysmsi: Add ACPI support .../bindings/clock/riscv,rpmi-clock.yaml | 61 + .../bindings/clock/riscv,rpmi-mpxy-clock.yaml | 64 ++ .../riscv,rpmi-mpxy-system-msi.yaml | 67 ++ .../riscv,rpmi-system-msi.yaml | 74 ++ .../mailbox/riscv,rpmi-shmem-mbox.yaml | 124 ++ .../bindings/mailbox/riscv,sbi-mpxy-mbox.yaml | 51 + MAINTAINERS | 15 + arch/riscv/configs/defconfig | 2 + arch/riscv/include/asm/irq.h | 6 + arch/riscv/include/asm/sbi.h | 72 ++ drivers/acpi/property.c | 123 +- drivers/acpi/riscv/irq.c | 80 +- drivers/acpi/scan.c | 2 + drivers/base/property.c | 2 +- drivers/clk/Kconfig | 8 + drivers/clk/Makefile | 1 + drivers/clk/clk-rpmi.c | 589 ++++++++++ drivers/irqchip/Kconfig | 7 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-riscv-rpmi-sysmsi.c | 324 ++++++ drivers/mailbox/Kconfig | 11 + drivers/mailbox/Makefile | 2 + drivers/mailbox/mailbox.c | 47 +- drivers/mailbox/riscv-sbi-mpxy-mbox.c | 1003 +++++++++++++++++ include/linux/mailbox/riscv-rpmi-message.h | 233 ++++ include/linux/mailbox_controller.h | 3 + include/linux/wordpart.h | 8 + 27 files changed, 2905 insertions(+), 75 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/riscv,rpmi-clock.yaml create mode 100644 Documentation/devicetree/bindings/clock/riscv,rpmi-mpxy-clock.yaml create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-mpxy-system-msi.yaml create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml create mode 100644 Documentation/devicetree/bindings/mailbox/riscv,rpmi-shmem-mbox.yaml create mode 100644 Documentation/devicetree/bindings/mailbox/riscv,sbi-mpxy-mbox.yaml create mode 100644 drivers/clk/clk-rpmi.c create mode 100644 drivers/irqchip/irq-riscv-rpmi-sysmsi.c create mode 100644 drivers/mailbox/riscv-sbi-mpxy-mbox.c create mode 100644 include/linux/mailbox/riscv-rpmi-message.h -- 2.43.0