From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 947861C6FFE for ; Sun, 25 May 2025 08:49:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748162947; cv=none; b=Rg/iN+rf22XgilzL7wQovZHWTWD2I3gVwZ4ct6RbCZD+y5LwiB3FGpOpsaUs7LTEWgyYmXGTkjm7b/QLId06qGD0EfN9182jCpDFZe0njWGw4d74d/4bjncixqDlzKQWCJ3OVDgJQL92GbvayeQl7SG5ONrkTI/aCBmpaqerl7I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748162947; c=relaxed/simple; bh=jCfuPkwpFJl2q7jmzk6VEllmsuHOcm1t3a2xapvV24I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fBCw79Qpr44SQxLOtrd0T3UOkev5UnTreirsRlEgCds1Q/1hp1+6mRZ44FdpaZU9gJR5Ff8P0Teyj9qs1EZHut4ZitecYtx9O3jA78qBJJKi1PBlxG8HQex195jD4YWIAxlkdeavf0RZOiNZWnD+AzJ96ICmCm1SOZoNoMbjn68= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=pBnRgwQm; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="pBnRgwQm" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-74019695377so817299b3a.3 for ; Sun, 25 May 2025 01:49:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1748162945; x=1748767745; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yU/DNAxy6LD72V0mVtTg/UEQNRHKlif24WvYR5Aku8k=; b=pBnRgwQmsbo2GyRqSCnhr+dz5mLieFeDBLegzz9RdyD6OaSWK0NCKyJXhUywsSlavv VqK8XToACDYrGcAugAX9x9ZSiGOtZTpngLUM5cNTzWSPGMVF6/4EKytmnR/YOjKmWR+s qlgfMSz0t9ixxRZD67iDVYegDPzQdobwupEq4JJEKG4H/IubX9lLBEzfUO3GX2vrlqzl yGn/XOWDIyJwIoe7lWCEqQ6x0eMHdxL72w+FbHrJBf3v/WPe8pYn1XHXlP1lurCnTYRG t78q3gPgp0LSE5j7fF5HqtywQXDS/9zvEbSnXyombTmoBw9g1VnYXTfX4ZmaJxIknLD7 SlMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748162945; x=1748767745; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yU/DNAxy6LD72V0mVtTg/UEQNRHKlif24WvYR5Aku8k=; b=GX+v5FyXqEqCSZ07SS3C1tv05rOE9pNH7NEmgCtokBcl7utOtnbKgARp9o45JTjNn+ ovh6+vyR+q3jTploFK2VQGyy7DKp/5u79auDln0QyU9dz5U0/oJkOBMBReIuEoeq14FD lo+ibEE587kYBymK/A2l2rczeovANtWlkkWXcu6rJXPa9F/xlWksC990s+s0qPyDLsBa X/NscfjBrlRLYGYnfZDDmUcmX0SS3dMcomh/wX5sSeyEzGILBaGQCnW91qcY4gFlRxY0 0zbUp77c3XeGaZdppgMF3x9LiHJYVR9zDaj/lSCmmNFUxLp9e2sqKbcg4YiDlWNfWIBJ 2qQQ== X-Forwarded-Encrypted: i=1; AJvYcCUw+xTLBiTR0Fob7zsTxsMZQYpug6b0N2wtD9H5bST98ikII7ti1lwRJugzIJCjAPJ0XcUgga/9dP5k@vger.kernel.org X-Gm-Message-State: AOJu0YyH7q/35NGcxMBU9m3R+0ezW3kZSPh5aiJCU2eHZ8kQQ3c1S1Q4 yqiIzdvj55V1PUkklZVg9Zjw0Kp9Xc6E4O061gy6sZ8jSBidB8k4tScaLhGr9JutByU= X-Gm-Gg: ASbGncvXHJGAqGb8aI0PTwpLKQNyIt54JnTpWRLehEGPOVlX+BSIWX5CTY5vofYhi37 HZ3n+4qZCdrVFhRl0Dc3iQDjtebKDjDlfM4GmR/vdgZ2ym7xybmgx9DMD3Uwj+/6200qZ8KcrFt uSWFUwmTXN71CP0Drt+e1LJH1NoRhcIXMfRGegtsBfM5Rbj+SktnhsPGSQicRqNV5LXdAOIvHt2 KKxUeZLuLdkzgtqwgWNP4V/UjZNxKI45lNf1GUn1rQoJeagjH1MY8tUZuNbt81Y/I26jg9VLBG5 +Mb9O/F8YbCYlqEa1MrfXCNLsIrA7wY9ImJQzZMcriUQynOm4m9ExsaOqgWfSaT0oBjtdpYxDHI qehluda5P X-Google-Smtp-Source: AGHT+IH/fcI4Z7YkM4eWj7+IfWaRWzXa4Www+cl3fFM30tPCyJdhZKdj4mWnUuJpZel2KT/5AvPyKw== X-Received: by 2002:a05:6a21:3403:b0:204:432e:5fa4 with SMTP id adf61e73a8af0-2188c299855mr8237866637.23.1748162944740; Sun, 25 May 2025 01:49:04 -0700 (PDT) Received: from localhost.localdomain ([122.171.22.180]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b26eaf6dd83sm15250627a12.18.2025.05.25.01.48.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 May 2025 01:49:04 -0700 (PDT) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v4 12/23] dt-bindings: Add RPMI system MSI interrupt controller bindings Date: Sun, 25 May 2025 14:16:59 +0530 Message-ID: <20250525084710.1665648-13-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250525084710.1665648-1-apatel@ventanamicro.com> References: <20250525084710.1665648-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add device tree bindings for the RPMI system MSI service group based interrupt controller for the supervisor software. The RPMI system MSI service group is defined by the RISC-V platform management interface (RPMI) specification. Signed-off-by: Anup Patel --- .../riscv,rpmi-system-msi.yaml | 74 +++++++++++++++++++ 1 file changed, 74 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml new file mode 100644 index 000000000000..ac13cec0666e --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/riscv,rpmi-system-msi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RISC-V RPMI system MSI service group based interrupt controller + +maintainers: + - Anup Patel + +description: | + The RISC-V Platform Management Interface (RPMI) [1] defines a + messaging protocol which is modular and extensible. The supervisor + software can send/receive RPMI messages via SBI MPXY extension [2] + or some dedicated supervisor-mode RPMI transport. + + The RPMI specification [1] defines system MSI service group which + allow application processors to receive MSIs upon system events + such as P2A doorbell, graceful shutdown/reboot request, CPU hotplug + event, memory hotplug event, etc from the platform microcontroller. + The supervisor software can access RPMI system MSI service group via + SBI MPXY channel or some dedicated supervisor-mode RPMI transport. + + =========================================== + References + =========================================== + + [1] RISC-V Platform Management Interface (RPMI) + https://github.com/riscv-non-isa/riscv-rpmi/releases + + [2] RISC-V Supervisor Binary Interface (SBI) + https://github.com/riscv-non-isa/riscv-sbi-doc/releases + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + description: + Intended for use by the supervisor software. + const: riscv,rpmi-system-msi + + mboxes: + maxItems: 1 + description: + Mailbox channel of the underlying RPMI transport or SBI message proxy channel. + + msi-parent: true + + interrupt-controller: true + + "#interrupt-cells": + const: 1 + +required: + - compatible + - mboxes + - msi-parent + - interrupt-controller + - "#interrupt-cells" + +additionalProperties: false + +examples: + - | + interrupt-controller { + compatible = "riscv,rpmi-system-msi"; + mboxes = <&mpxy_mbox 0x2000 0x0>; + msi-parent = <&imsic_slevel>; + interrupt-controller; + #interrupt-cells = <1>; + }; +... -- 2.43.0