From: kernel test robot <lkp@intel.com>
To: Christian Bruel <christian.bruel@foss.st.com>,
bhelgaas@google.com, lpieralisi@kernel.org,
kwilczynski@kernel.org, manivannan.sadhasivam@linaro.org,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
mcoquelin.stm32@gmail.com, alexandre.torgue@foss.st.com,
p.zabel@pengutronix.de, quic_schintav@quicinc.com,
shradha.t@samsung.com, cassel@kernel.org,
thippeswamy.havalige@amd.com
Cc: oe-kbuild-all@lists.linux.dev, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v11 4/9] PCI: stm32: Add PCIe Endpoint support for STM32MP25
Date: Sat, 7 Jun 2025 19:01:10 +0800 [thread overview]
Message-ID: <202506071838.C54p5js2-lkp@intel.com> (raw)
In-Reply-To: <20250606120403.2964857-5-christian.bruel@foss.st.com>
Hi Christian,
kernel test robot noticed the following build warnings:
[auto build test WARNING on 911483b25612c8bc32a706ba940738cc43299496]
url: https://github.com/intel-lab-lkp/linux/commits/Christian-Bruel/dt-bindings-PCI-Add-STM32MP25-PCIe-Root-Complex-bindings/20250606-201204
base: 911483b25612c8bc32a706ba940738cc43299496
patch link: https://lore.kernel.org/r/20250606120403.2964857-5-christian.bruel%40foss.st.com
patch subject: [PATCH v11 4/9] PCI: stm32: Add PCIe Endpoint support for STM32MP25
config: arc-allyesconfig (https://download.01.org/0day-ci/archive/20250607/202506071838.C54p5js2-lkp@intel.com/config)
compiler: arc-linux-gcc (GCC) 15.1.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20250607/202506071838.C54p5js2-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202506071838.C54p5js2-lkp@intel.com/
All warnings (new ones prefixed by >>):
drivers/pci/controller/dwc/pcie-stm32-ep.c: In function 'stm32_pcie_probe':
>> drivers/pci/controller/dwc/pcie-stm32-ep.c:339:79: warning: format '%d' expects a matching 'int' argument [-Wformat=]
339 | return dev_err_probe(dev, ret, "Failed to request PERST IRQ: %d\n");
| ~^
| |
| int
vim +339 drivers/pci/controller/dwc/pcie-stm32-ep.c
275
276 static int stm32_pcie_probe(struct platform_device *pdev)
277 {
278 struct stm32_pcie *stm32_pcie;
279 struct device *dev = &pdev->dev;
280 int ret;
281
282 stm32_pcie = devm_kzalloc(dev, sizeof(*stm32_pcie), GFP_KERNEL);
283 if (!stm32_pcie)
284 return -ENOMEM;
285
286 stm32_pcie->pci.dev = dev;
287 stm32_pcie->pci.ops = &dw_pcie_ops;
288
289 stm32_pcie->regmap = syscon_regmap_lookup_by_compatible("st,stm32mp25-syscfg");
290 if (IS_ERR(stm32_pcie->regmap))
291 return dev_err_probe(dev, PTR_ERR(stm32_pcie->regmap),
292 "No syscfg specified\n");
293
294 stm32_pcie->phy = devm_phy_get(dev, NULL);
295 if (IS_ERR(stm32_pcie->phy))
296 return dev_err_probe(dev, PTR_ERR(stm32_pcie->phy),
297 "failed to get pcie-phy\n");
298
299 stm32_pcie->clk = devm_clk_get(dev, NULL);
300 if (IS_ERR(stm32_pcie->clk))
301 return dev_err_probe(dev, PTR_ERR(stm32_pcie->clk),
302 "Failed to get PCIe clock source\n");
303
304 stm32_pcie->rst = devm_reset_control_get_exclusive(dev, NULL);
305 if (IS_ERR(stm32_pcie->rst))
306 return dev_err_probe(dev, PTR_ERR(stm32_pcie->rst),
307 "Failed to get PCIe reset\n");
308
309 stm32_pcie->perst_gpio = devm_gpiod_get(dev, "reset", GPIOD_IN);
310 if (IS_ERR(stm32_pcie->perst_gpio))
311 return dev_err_probe(dev, PTR_ERR(stm32_pcie->perst_gpio),
312 "Failed to get reset GPIO\n");
313
314 ret = phy_set_mode(stm32_pcie->phy, PHY_MODE_PCIE);
315 if (ret)
316 return ret;
317
318 platform_set_drvdata(pdev, stm32_pcie);
319
320 pm_runtime_get_noresume(dev);
321
322 ret = devm_pm_runtime_enable(dev);
323 if (ret < 0) {
324 pm_runtime_put_noidle(&pdev->dev);
325 return dev_err_probe(dev, ret, "Failed to enable runtime PM\n");
326 }
327
328 stm32_pcie->perst_irq = gpiod_to_irq(stm32_pcie->perst_gpio);
329
330 /* Will be enabled in start_link when device is initialized. */
331 irq_set_status_flags(stm32_pcie->perst_irq, IRQ_NOAUTOEN);
332
333 ret = devm_request_threaded_irq(dev, stm32_pcie->perst_irq, NULL,
334 stm32_pcie_ep_perst_irq_thread,
335 IRQF_TRIGGER_HIGH | IRQF_ONESHOT,
336 "perst_irq", stm32_pcie);
337 if (ret) {
338 pm_runtime_put_noidle(&pdev->dev);
> 339 return dev_err_probe(dev, ret, "Failed to request PERST IRQ: %d\n");
340 }
341
342 ret = stm32_add_pcie_ep(stm32_pcie, pdev);
343 if (ret)
344 pm_runtime_put_noidle(&pdev->dev);
345
346 return ret;
347 }
348
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2025-06-07 11:01 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-06 12:03 [PATCH v11 0/9] Add STM32MP25 PCIe drivers Christian Bruel
2025-06-06 12:03 ` [PATCH v11 1/9] dt-bindings: PCI: Add STM32MP25 PCIe Root Complex bindings Christian Bruel
2025-06-06 12:03 ` [PATCH v11 2/9] PCI: stm32: Add PCIe host support for STM32MP25 Christian Bruel
2025-06-06 12:03 ` [PATCH v11 3/9] dt-bindings: PCI: Add STM32MP25 PCIe Endpoint bindings Christian Bruel
2025-06-06 12:03 ` [PATCH v11 4/9] PCI: stm32: Add PCIe Endpoint support for STM32MP25 Christian Bruel
2025-06-07 11:01 ` kernel test robot [this message]
2025-06-06 12:03 ` [PATCH v11 5/9] MAINTAINERS: add entry for ST STM32MP25 PCIe drivers Christian Bruel
2025-06-06 12:04 ` [PATCH v11 6/9] arm64: dts: st: add PCIe pinctrl entries in stm32mp25-pinctrl.dtsi Christian Bruel
2025-06-06 12:04 ` [PATCH v11 7/9] arm64: dts: st: Add PCIe Root Complex mode on stm32mp251 Christian Bruel
2025-06-06 12:04 ` [PATCH v11 8/9] arm64: dts: st: Add PCIe Endpoint " Christian Bruel
2025-06-06 12:04 ` [PATCH v11 9/9] arm64: dts: st: Enable PCIe on the stm32mp257f-ev1 board Christian Bruel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202506071838.C54p5js2-lkp@intel.com \
--to=lkp@intel.com \
--cc=alexandre.torgue@foss.st.com \
--cc=bhelgaas@google.com \
--cc=cassel@kernel.org \
--cc=christian.bruel@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mcoquelin.stm32@gmail.com \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=p.zabel@pengutronix.de \
--cc=quic_schintav@quicinc.com \
--cc=robh@kernel.org \
--cc=shradha.t@samsung.com \
--cc=thippeswamy.havalige@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).