From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF7BE2798FA for ; Tue, 10 Jun 2025 06:34:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749537286; cv=none; b=I2YEMlwwsVdpNPQfgYKBfm2Gk6WErzizYAMCOyyDS5G5waBhk4KdeVk88fIEk/8wpqC6kG1nXxqY3Qmm978TLnXx1b+vQojU+abamqNa+MeDk2bC58ZG4oqwsF/2WNlBdeY/rEEumh+Amw1O6XEDPvsQlTLNpdcGGj1tp/nc0fA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749537286; c=relaxed/simple; bh=9NPxdq24w65wZ7p9o+7CY4r0pgpVwQsdYz2QlyiKI3A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FjZdBbN/fq/0GsOrYRKkZ3xETOVEwMwWzJAXD+4HxeEqIW5hdh7MTBQiNEczaHLk0VnhyASr3aCq+7ARYgn4TbtqMDOEQFKWSBNOxfD+kHpi3gYAGR1o1kV4e1ZJT9aPQoLv1oAKPwP70sh24NWGY+0ONrbMkvi15C6MKMUU6F8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=HU2AjjJq; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="HU2AjjJq" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-234c5b57557so46725515ad.3 for ; Mon, 09 Jun 2025 23:34:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1749537284; x=1750142084; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VrqULORtZRtLvohScS0bW/tHKk9lrlbI86cMujlReXw=; b=HU2AjjJq259kV8gkmsDzm2uoi6SYGIZUifWGpUq4bNcxvblLk4Rd2LW23DjSfAWAlV Mg51y0mvzVMr2g/WHNtmkN1rkw5WMkIy6L174JFShbFaFJ88Ea2I5FXWE1F5+nya3gVZ 0W29oDMbUB1oWhey/DZh5JXKPne3UUkZ8h3Co= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749537284; x=1750142084; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VrqULORtZRtLvohScS0bW/tHKk9lrlbI86cMujlReXw=; b=cQ6bUoda3dMz1HoL0ZApnabux1GTqxJzncLUQB0HMwEMxpKyE6z74NjlJU3r7k3va2 JfHENVM063qsEmAv9qL2p86YGtUNtCtS6Sg69ddtg54yTii6n9mfIeqOgvr5/o0MjXRk tk63vIzDUCtLKAwAb0Ff2WYJ3REds+JRm+0HScn8kEjarJmEa78IShD9YHG5y6T0KKDq f7KjDWcRPDpn+SS+emvKPhnlHmfk4JfnuEXi1g8qmXkaaZKtGcg58h3+5E+l65/aRr4t yHcbWMczO7bn3KS22A+Yow6pFTHpgOXwFPxjjomloXLqL1BTT+RnzuTj8ztUJtA16xdM M1rg== X-Forwarded-Encrypted: i=1; AJvYcCXTGSGhi9T5f4owxzcGZGbEDoqxjjqMGR/E63TtSr5cr34wkN8ELXie+X62NkPZO7u+CtOnDdA5sLx2@vger.kernel.org X-Gm-Message-State: AOJu0YxYKHkTXLaL3vVPv8RR5JIJImzoBKTYOa0usL8eglgw0I+9I2rQ FSSBdYZ6DIDAF6mHBB9bOH0v3ehL/WZ6ZBXsapCZ6iegrNIwlIkxcmSAAtsdiWCyoQ== X-Gm-Gg: ASbGncv3mM3LAtaSsyDfGw1W9mnFZgHhEMShfQFjzZbdrCd+HItZGfiyCRShnr/bTeG wJwsUQp+1nyU1d9hdPIs6vuPXvFZ5UmJn2WIk+gYaLbs7P4W1G7ZQrmaeQ5MOnhs6HQbFBppdcR pL5JQBIBEh93VV9iKqV9WI9q/W6LBT9TG/Ue9svMUMn75avA08NBo/SNEyuLK9RXoP7OmMBx8Og Y8BSzp2eY5ps6Iytal7hiTRFhOEoSjlIwXqjSnG6ZepmMCWGNJoEOi42GU6pk+hoDe5RBhCKtnF Pu+3PhlJBU+d4/v5JnUneKSlckywPld/8aK2uFFyVxythQgKsuntLfMP38ZXBWj2dueK1iSJ+Ie y4U0E X-Google-Smtp-Source: AGHT+IEGQxJJmcWYpWGuVmdUnkC75qaMfHhC2ZYRcVR0LV2sYNBvIZJpm3D00eRQqElG+uElS5rHKg== X-Received: by 2002:a17:903:230d:b0:235:e1d6:f98b with SMTP id d9443c01a7336-23601d03dddmr221983295ad.22.1749537283922; Mon, 09 Jun 2025 23:34:43 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2401:fa00:1:10:2826:ada4:efac:14e8]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-23603092ee2sm64596765ad.82.2025.06.09.23.34.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Jun 2025 23:34:43 -0700 (PDT) From: Chen-Yu Tsai To: Srinivas Kandagatla , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew-CT Chen , Lala Lin , Matthias Brugger , AngeloGioacchino Del Regno Cc: Chen-Yu Tsai , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Johnson Wang Subject: [PATCH v2 1/2] dt-bindings: nvmem: mediatek: efuse: split MT8186/MT8188 from base version Date: Tue, 10 Jun 2025 14:34:29 +0800 Message-ID: <20250610063431.2955757-2-wenst@chromium.org> X-Mailer: git-send-email 2.50.0.rc0.604.gd4ff7b7c86-goog In-Reply-To: <20250610063431.2955757-1-wenst@chromium.org> References: <20250610063431.2955757-1-wenst@chromium.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit On MT8186 and MT8188 one of the NVMEM cells contains the GPU speed bin value. In combination with the GPU OPP bindings, on these two platforms there is an implied scheme of converting the cell value to what the GPU OPP "opp-supported-hw" property matches. This does not apply to the base mediatek,efuse hardware, nor does it apply to any of the other platforms that do not have the GPU speed bin cell. The platform maintainer argues that this makes the compatibles incompatible with the base "mediatek,efuse" compatible, as shown in the link given. Deprecate the MT8186/MT8188 + "mediatek,efuse" combination, and add new entries with MT8186 being the base model and MT8188 falling back to MT8186. Link: https://lore.kernel.org/all/11028242-afe4-474a-9d76-cd1bd9208987@collabora.com/ Fixes: ff1df1886f43 ("dt-bindings: nvmem: mediatek: efuse: Add support for MT8188") Cc: Johnson Wang Signed-off-by: Chen-Yu Tsai --- .../bindings/nvmem/mediatek,efuse.yaml | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/nvmem/mediatek,efuse.yaml b/Documentation/devicetree/bindings/nvmem/mediatek,efuse.yaml index 32b8c1eb4e80..4dc0d42df3e6 100644 --- a/Documentation/devicetree/bindings/nvmem/mediatek,efuse.yaml +++ b/Documentation/devicetree/bindings/nvmem/mediatek,efuse.yaml @@ -24,6 +24,21 @@ properties: compatible: oneOf: + - items: + - const: mediatek,mt8188-efuse + - const: mediatek,mt8186-efuse + - const: mediatek,mt8186-efuse + + - items: + - enum: + - mediatek,mt8186-efuse + - mediatek,mt8188-efuse + - const: mediatek,efuse + deprecated: true + description: Some compatibles also imply a decoding scheme for the + "gpu-speedbin" cell, and thus are not backward compatible to the + generic "mediatek,efuse" compatible. + - items: - enum: - mediatek,mt7622-efuse @@ -33,8 +48,6 @@ properties: - mediatek,mt7988-efuse - mediatek,mt8173-efuse - mediatek,mt8183-efuse - - mediatek,mt8186-efuse - - mediatek,mt8188-efuse - mediatek,mt8192-efuse - mediatek,mt8195-efuse - mediatek,mt8516-efuse -- 2.50.0.rc0.604.gd4ff7b7c86-goog