From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from bali.collaboradmins.com (bali.collaboradmins.com [148.251.105.195]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 758A378F4A; Thu, 19 Jun 2025 13:12:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.251.105.195 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750338762; cv=none; b=OciuGBby+RwRgTrFsDKczNJ6E5Jh5FHXW6KyTIs+n8PINoG03s9DJYUqQqJLRLrDkO/qGrIZApp5RMm/h2ZE7SnRSK5qcCnm78DZtN6c23Xis6MCMzEV4P156z0xd1tlAKl8Koxw3bBQoSEb1HIVkP20YmW6blgNM5VB2Kqdbr0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750338762; c=relaxed/simple; bh=eEsDuaaVYbG6SdgmGjOtXyXscZ1m99P7sw8KZSpccLs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=n/A7MkCEJ3pg+EmKQyBcsnvWJ9AHoDIEcJIJOmkBNZVUy9W5xxbwkoyNZDXx8IrVFLsjiuIw91EBy65z8PyqjdobeNr0Y1hKbAmJr3lKSCudMHYBsIytT/FDWJ1MaQqMb9gCFJcn6Ixrwe/i0LbNv/tD9bIKOh2xKRoFTHuSylQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com; spf=pass smtp.mailfrom=collabora.com; dkim=pass (2048-bit key) header.d=collabora.com header.i=@collabora.com header.b=fscmKQXP; arc=none smtp.client-ip=148.251.105.195 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=collabora.com header.i=@collabora.com header.b="fscmKQXP" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1750338758; bh=eEsDuaaVYbG6SdgmGjOtXyXscZ1m99P7sw8KZSpccLs=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=fscmKQXPbbwSGSEEneS/+OySwZhCxpJJiDAc/WJYEOPz0XjesxeVbJ+QKVHDFlNRY LYIKqDo0Tfykyz1Y2WcLTDrcKUGh3lk/b6z0Tf1BIN7johVlAGDwLDLcGGA23PajCv Zz9ig3tiNsrqA8e0wEmw4QuE6/Rfni1LPbAj/tjRw508npv9vsKGJ8Ptbfp3+i6FgI +C30I87DIGFNyJAoYjSZC+WevzS/gttIdWUzqPdYNqUiJBIOZBnL2CI/27MTXt7G/y NcpJrSUIW4QWxKHEzhuW2Qt3J2UDlhpecNJJjIiXf7M/QXF0Vr8ZGMV3XtyejCuPrR NLlMF0zJ9wMNg== Received: from benjamin-XPS-13-9310.. (unknown [IPv6:2a01:e0a:120:3210:ba4e:a6e2:6d63:7f02]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: benjamin.gaignard) by bali.collaboradmins.com (Postfix) with ESMTPSA id 3BEF317E0863; Thu, 19 Jun 2025 15:12:38 +0200 (CEST) From: Benjamin Gaignard To: joro@8bytes.org, will@kernel.org, robin.murphy@arm.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, heiko@sntech.de, nicolas.dufresne@collabora.com, jgg@ziepe.ca Cc: iommu@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, kernel@collabora.com, Benjamin Gaignard Subject: [PATCH v3 2/5] dt-bindings: iommu: verisilicon: Add binding for VSI IOMMU Date: Thu, 19 Jun 2025 15:12:23 +0200 Message-ID: <20250619131232.69208-3-benjamin.gaignard@collabora.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250619131232.69208-1-benjamin.gaignard@collabora.com> References: <20250619131232.69208-1-benjamin.gaignard@collabora.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add a device tree binding for the Verisilicon (VSI) IOMMU. This IOMMU sits in front of hardware encoder and decoder blocks on SoCs using Verisilicon IP, such as the Rockchip RK3588. Signed-off-by: Benjamin Gaignard --- changes in version 3: - Change compatible to "rockchip,rk3588-iommu-1.2" - Fix compatible in .yaml .../bindings/iommu/verisilicon,iommu.yaml | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) create mode 100644 Documentation/devicetree/bindings/iommu/verisilicon,iommu.yaml diff --git a/Documentation/devicetree/bindings/iommu/verisilicon,iommu.yaml b/Documentation/devicetree/bindings/iommu/verisilicon,iommu.yaml new file mode 100644 index 000000000000..8d0b0658ed8b --- /dev/null +++ b/Documentation/devicetree/bindings/iommu/verisilicon,iommu.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iommu/verisilicon,iommu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Verisilicon IOMMU + +maintainers: + - Benjamin Gaignard + +description: |+ + A Versilicon iommu translates io virtual addresses to physical addresses for + its associated video decoder. + +properties: + compatible: + items: + - const: verisilicon,iommu + - const: rockchip,rk3588-iommu-1.2 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Core clock + - description: Interface clock + + clock-names: + items: + - const: core + - const: iface + + "#iommu-cells": + const: 0 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - "#iommu-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + bus { + #address-cells = <2>; + #size-cells = <2>; + + iommu@fdca0000 { + compatible = "verisilicon,iommu","rockchip,rk3588-iommu-1.2"; + reg = <0x0 0xfdca0000 0x0 0x600>; + interrupts = ; + clocks = <&cru ACLK_AV1>, <&cru PCLK_AV1>; + clock-names = "core", "iface"; + #iommu-cells = <0>; + }; + }; -- 2.43.0