From: Ben Zong-You Xie <ben717@andestech.com>
Cc: <arnd@arndb.de>, <paul.walmsley@sifive.com>, <palmer@dabbelt.com>,
<aou@eecs.berkeley.edu>, <alex@ghiti.fr>, <robh@kernel.org>,
<krzk+dt@kernel.org>, <conor+dt@kernel.org>, <tglx@linutronix.de>,
<daniel.lezcano@linaro.org>,
<prabhakar.mahadev-lad.rj@bp.renesas.com>,
<devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <soc@lists.linux.dev>,
<tim609@andestech.com>, Ben Zong-You Xie <ben717@andestech.com>
Subject: [PATCH v2 0/9] add Voyager board support
Date: Fri, 11 Jul 2025 21:30:16 +0800 [thread overview]
Message-ID: <20250711133025.2192404-1-ben717@andestech.com> (raw)
The Voyager is a 9.6” x 9.6” Micro ATX form factor development board
including Andes QiLai SoC. This patch series adds minimal device tree
files for the QiLai SoC and the Voyager board [1].
Now only support basic uart drivers to boot up into a basic console. Other
features will be added later.
[1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qilai-chip/
[2] https://lore.kernel.org/all/20250602060747.689824-1-ben717@andestech.com/
---
Changes since v1:
* Patch 1
- Deselect two configs for ARCH_ANDES since QiLai SoC does not need them (Prabhakar)
- Revert the changes for config ERRATA_ANDES_CMO
* Patch 3
- Add reviewed-by Prabhakar
* Patch 9 (new)
- Gather all the changes for MAINTAINERS in a single patch (Arnd)
Link to v1: https://lore.kernel.org/all/20250704081451.2011407-1-ben717@andestech.com/
---
Ben Zong-You Xie (9):
riscv: add Andes SoC family Kconfig support
dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings
dt-bindings: interrupt-controller: add Andes QiLai PLIC
dt-bindings: interrupt-controller: add Andes machine-level software
interrupt controller
dt-bindings: timer: add Andes machine timer
riscv: dts: andes: add QiLai SoC device tree
riscv: dts: andes: add Voyager board device tree
riscv: defconfig: enable Andes SoC
MAINTAINERS: Add entry for Andes SoC
.../andestech,plicsw.yaml | 54 +++++
.../sifive,plic-1.0.0.yaml | 1 +
.../devicetree/bindings/riscv/andes.yaml | 25 +++
.../bindings/timer/andestech,plmt0.yaml | 53 +++++
MAINTAINERS | 9 +
arch/riscv/Kconfig.socs | 7 +
arch/riscv/boot/dts/Makefile | 1 +
arch/riscv/boot/dts/andes/Makefile | 2 +
arch/riscv/boot/dts/andes/qilai-voyager.dts | 28 +++
arch/riscv/boot/dts/andes/qilai.dtsi | 186 ++++++++++++++++++
arch/riscv/configs/defconfig | 1 +
11 files changed, 367 insertions(+)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw.yaml
create mode 100644 Documentation/devicetree/bindings/riscv/andes.yaml
create mode 100644 Documentation/devicetree/bindings/timer/andestech,plmt0.yaml
create mode 100644 arch/riscv/boot/dts/andes/Makefile
create mode 100644 arch/riscv/boot/dts/andes/qilai-voyager.dts
create mode 100644 arch/riscv/boot/dts/andes/qilai.dtsi
--
2.34.1
next reply other threads:[~2025-07-11 13:30 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-11 13:30 Ben Zong-You Xie [this message]
2025-07-11 13:30 ` [PATCH v2 1/9] riscv: add Andes SoC family Kconfig support Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 2/9] dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 3/9] dt-bindings: interrupt-controller: add Andes QiLai PLIC Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 4/9] dt-bindings: interrupt-controller: add Andes machine-level software interrupt controller Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 5/9] dt-bindings: timer: add Andes machine timer Ben Zong-You Xie
2025-07-14 16:18 ` Daniel Lezcano
2025-07-11 13:30 ` [PATCH v2 6/9] riscv: dts: andes: add QiLai SoC device tree Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 7/9] riscv: dts: andes: add Voyager board " Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 8/9] riscv: defconfig: enable Andes SoC Ben Zong-You Xie
2025-07-11 13:30 ` [PATCH v2 9/9] MAINTAINERS: Add entry for " Ben Zong-You Xie
2025-08-10 21:12 ` [PATCH v2 0/9] add Voyager board support patchwork-bot+linux-riscv
-- strict thread matches above, loose matches on Subject: below --
2025-05-03 15:18 Ben Zong-You Xie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250711133025.2192404-1-ben717@andestech.com \
--to=ben717@andestech.com \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=arnd@arndb.de \
--cc=conor+dt@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh@kernel.org \
--cc=soc@lists.linux.dev \
--cc=tglx@linutronix.de \
--cc=tim609@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).