From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fout-b3-smtp.messagingengine.com (fout-b3-smtp.messagingengine.com [202.12.124.146]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFDD31DDC11 for ; Sun, 20 Jul 2025 08:51:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.146 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753001510; cv=none; b=dd0M5FPzM0orkLRpCzDsjxWwbBgDxLlJVRhhEsWLkKwY7k0g5YBVsJDsdpgNKsVcxjwRqhc1Gfaowfvb418sKtMts4f0lKEX4PVH4pWfzYzoHzdFucPPxncibuIp6tF4CPHr1Q9ESWNGghuWPLlDeDYFP4yYhH8YbXo47RTlt8k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753001510; c=relaxed/simple; bh=2XpkOqRy1ZIw2gGlRiZgt+p++mGjR2YnFR1n1L2L03U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c94fIh/vLZWtyEQoR3jFVdJxi3ofgD6v6u60KIz25BWVdErFxKPEqOZ3IUeRyxhHzbuekMTQQhvwPttN0pXIoFJ68yPJsVvqk1tXw+4Cbhodntf6IPtZfvZooOyIcB2tCzqsto8a+9uAPfviLI9DAdic/Tm2HRJZCF2++I20uC8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com; spf=pass smtp.mailfrom=testtoast.com; dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b=V6rg/aCC; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=O8oTcGxf; arc=none smtp.client-ip=202.12.124.146 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=testtoast.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b="V6rg/aCC"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="O8oTcGxf" Received: from phl-compute-10.internal (phl-compute-10.phl.internal [10.202.2.50]) by mailfout.stl.internal (Postfix) with ESMTP id B821E1D000CB; Sun, 20 Jul 2025 04:51:47 -0400 (EDT) Received: from phl-mailfrontend-01 ([10.202.2.162]) by phl-compute-10.internal (MEProxy); Sun, 20 Jul 2025 04:51:48 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=testtoast.com; h=cc:cc:content-transfer-encoding:content-type:date:date:from :from:in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:subject:subject:to:to; s=fm2; t=1753001507; x= 1753087907; bh=Sw64r7poXvIfYawSguph+VETTE+tXoISSyPPgWJCMM4=; b=V 6rg/aCCvZoYnVTtjAn3tMa1qL/1ZAQI5COqC5/ocrd1hUPFfDAJ06ALk7pp3qyS+ riFv9wevHMMbwSGJmlCRnmdJ94RXYQibwliv/LicCAiUjYHY2MXyvAB0vt8P3kl6 T9AuQIAoNow+dK0X4yRT/ApffXdVRbHhZR/neZu9bJZNyx9cUaL3hMG4n8f4jQNh hf7w2rLQ7px2j6ELwGncHHSDA4zEqhQIkcOgHJQ4TUdVOWeT69nnpnTCxjAc8sEt tmzBBsAzgXyJhCzUN3LujRF26r9bWzIxNOquf3qRUam6uVBteSSF7ijzz1B5lL7D sAjsd85tpVEx2XMjDkhlg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:feedback-id:feedback-id:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:subject:subject:to:to:x-me-proxy:x-me-sender :x-me-sender:x-sasl-enc; s=fm2; t=1753001507; x=1753087907; bh=S w64r7poXvIfYawSguph+VETTE+tXoISSyPPgWJCMM4=; b=O8oTcGxfAIX0I3b7P WVfd8Ozb/tQgt6MldmCeW70ciL3CzVS2/4FbQqKwiYMANlnWYVAzX4XDRs7v0vfU B3dXlXcE9aW0xqH+CkLiN1BiSurufKMmmIyEsywdKdOyfmp5JgNmpqAmP01IOdVA SRhi8Y5LT8PXzUySJK6oQHoZsS3TkL5KslTcr/pFJ2FwkV2ruUtW+ZkED7WzkP7a PZBUtI028M1O0CXqiW8PR/Qv1+Jiswts+praZ84fCW9UDQi38WV7KUrkUAsD52GO ANr69U3a757v7yiapauYkeTCCPx/fB6lLQaG0t6wBAZTnxku/t3YjIYCOYRu9Odi TmusQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdefgdeikeejjecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenucfjug hrpefhvfevufffkffojghfggfgsedtkeertdertddtnecuhfhrohhmpefthigrnhcuhggr lhhklhhinhcuoehrhigrnhesthgvshhtthhorghsthdrtghomheqnecuggftrfgrthhtvg hrnhepffehieffgedtgfffjeetveegfeekleeileekveeuteffteetudffveegieeiheet necuvehluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmrghilhhfrhhomheprhihrg hnsehtvghsthhtohgrshhtrdgtohhmpdhnsggprhgtphhtthhopeduhedpmhhouggvpehs mhhtphhouhhtpdhrtghpthhtoheprhhosghhsehkvghrnhgvlhdrohhrghdprhgtphhtth hopehkrhiikhdoughtsehkvghrnhgvlhdrohhrghdprhgtphhtthhopegtohhnohhrodgu theskhgvrhhnvghlrdhorhhgpdhrtghpthhtohepfigvnhhssegtshhivgdrohhrghdprh gtphhtthhopehjvghrnhgvjhdrshhkrhgrsggvtgesghhmrghilhdrtghomhdprhgtphht thhopehsrghmuhgvlhesshhhohhllhgrnhgurdhorhhgpdhrtghpthhtoheprghnughrvg drphhriiihfigrrhgrsegrrhhmrdgtohhmpdhrtghpthhtohepmhgrtghrohgrlhhphhgr kedvsehgmhgrihhlrdgtohhmpdhrtghpthhtohepkhhikhhutghhrghnleeksehgmhgrih hlrdgtohhm X-ME-Proxy: Feedback-ID: idc0145fc:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Sun, 20 Jul 2025 04:51:43 -0400 (EDT) From: Ryan Walklin To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland Cc: Andre Przywara , Chris Morgan , Hironori KIKUCHI , Philippe Simons , linux-sunxi@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Ryan Walklin Subject: [PATCH v2 07/12] drm/sun4i: tcon: add support for R40 Date: Sun, 20 Jul 2025 20:48:45 +1200 Message-ID: <20250720085047.5340-8-ryan@testtoast.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20250720085047.5340-1-ryan@testtoast.com> References: <20250720085047.5340-1-ryan@testtoast.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Jernej Skrabec The Allwinner H616 and related SOCs have an LCD timing controller (TCON) which is compatible with the R40 SOC's controller and existing sun4i driver. The H616 does not expose this controller but the H700 and T507 (based on the same die) do. The controller supports LVDS and RGB output. Add quirks and compatible string to cover these SOCs. Signed-off-by: Jernej Skrabec Signed-off-by: Ryan Walklin --- drivers/gpu/drm/sun4i/sun4i_tcon.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.c b/drivers/gpu/drm/sun4i/sun4i_tcon.c index 960e83c8291d..8cc8488483ec 100644 --- a/drivers/gpu/drm/sun4i/sun4i_tcon.c +++ b/drivers/gpu/drm/sun4i/sun4i_tcon.c @@ -1514,6 +1514,14 @@ static const struct sun4i_tcon_quirks sun8i_a83t_tv_quirks = { .has_channel_1 = true, }; +static const struct sun4i_tcon_quirks sun8i_r40_lcd_quirks = { + .supports_lvds = true, + .has_channel_0 = true, + .set_mux = sun8i_r40_tcon_tv_set_mux, + .dclk_min_div = 1, + .setup_lvds_phy = sun6i_tcon_setup_lvds_phy, +}; + static const struct sun4i_tcon_quirks sun8i_r40_tv_quirks = { .has_channel_1 = true, .polarity_in_ch0 = true, @@ -1555,6 +1563,7 @@ const struct of_device_id sun4i_tcon_of_table[] = { { .compatible = "allwinner,sun8i-a33-tcon", .data = &sun8i_a33_quirks }, { .compatible = "allwinner,sun8i-a83t-tcon-lcd", .data = &sun8i_a83t_lcd_quirks }, { .compatible = "allwinner,sun8i-a83t-tcon-tv", .data = &sun8i_a83t_tv_quirks }, + { .compatible = "allwinner,sun8i-r40-tcon-lcd", .data = &sun8i_r40_lcd_quirks }, { .compatible = "allwinner,sun8i-r40-tcon-tv", .data = &sun8i_r40_tv_quirks }, { .compatible = "allwinner,sun8i-v3s-tcon", .data = &sun8i_v3s_quirks }, { .compatible = "allwinner,sun9i-a80-tcon-lcd", .data = &sun9i_a80_tcon_lcd_quirks }, -- 2.50.1