From: Daniel Lezcano <daniel.lezcano@linaro.org>
To: mbrugger@suse.com, chester62515@gmail.com,
ghennadi.procopciuc@oss.nxp.com, shawnguo@kernel.org,
s.hauer@pengutronix.de
Cc: s32@nxp.com, kernel@pengutronix.de, festevam@gmail.com,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH v2 0/8] Add the STM and the SWT nodes for the s32g2 and s32g3
Date: Thu, 31 Jul 2025 16:01:33 +0200 [thread overview]
Message-ID: <20250731140146.62960-1-daniel.lezcano@linaro.org> (raw)
The NXP S32 SoC family includes timers and watchdogs that can be
dedicated to the CPUs present in the system. The documentation refers
to them as the System Timer Module (STM) and the Software Watchdog
Timer (SWT). This design originates from the automotive domain, where
the SoC can be partitioned, and a group of CPUs may run different
operating systems or firmware.
On the S32G2, we found 8 timers and 7 watchdogs. On the S32G3, there
are 12 timers and 12 watchdogs. Please note that the 8th timer
(STM_07) is not described here, as it is coupled with a specific STM
instance used for timestamping. This makes it somewhat special and
requires custom handling in the driver. It will be added later.
All timers and watchdogs are disabled by default, and are selectively
enabled depending on the platform configuration, which may include
different combinations of Cortex-M7 and Cortex-A53 cores.
This patch series introduces support for the SoC and enables both the
s32g274a-rdb2 and s32g399a-rdb3 platforms.
Testing was done only on the s32g274a-rdb2, as I do not have access to
a s32g399a-rdb3 board.
Changelog:
v2:
- Replace the 'description' word usage by 'node
- Reordered the nodes in DT regarding the address ranges
- Modified the change description to leave the ambiguity regarding
the architected timers
Daniel Lezcano (8):
arm64: dts: s32g2: Add the System Timer Module nodes
arm64: dts: s32g274-rd2: Enable the STM timers
arm64: dts: s32g3: Add the System Timer Module nodes
arm64: dts: s32g399a-rdb3: Enable the STM timers
arm64: dts: s32g2: Add the Software Timer Watchdog (SWT) nodes
arm64: dts: s32g274-rd2: Enable the SWT watchdog
arm64: dts: s32g3: Add the Software Timer Watchdog (SWT) nodes
arm64: dts: s32g399a-rdb3: Enable the SWT watchdog
arch/arm64/boot/dts/freescale/s32g2.dtsi | 119 +++++++++++
.../boot/dts/freescale/s32g274a-rdb2.dts | 20 ++
arch/arm64/boot/dts/freescale/s32g3.dtsi | 195 ++++++++++++++++++
.../boot/dts/freescale/s32g399a-rdb3.dts | 36 ++++
4 files changed, 370 insertions(+)
--
2.43.0
next reply other threads:[~2025-07-31 14:01 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-31 14:01 Daniel Lezcano [this message]
2025-07-31 14:01 ` [PATCH v2 1/8] arm64: dts: s32g2: Add the System Timer Module nodes Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 2/8] arm64: dts: s32g274-rd2: Enable the STM timers Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 3/8] arm64: dts: s32g3: Add the System Timer Module nodes Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 4/8] arm64: dts: s32g399a-rdb3: Enable the STM timers Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 5/8] arm64: dts: s32g2: Add the Software Timer Watchdog (SWT) nodes Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 6/8] arm64: dts: s32g274-rd2: Enable the SWT watchdog Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 7/8] arm64: dts: s32g3: Add the Software Timer Watchdog (SWT) nodes Daniel Lezcano
2025-07-31 14:01 ` [PATCH v2 8/8] arm64: dts: s32g399a-rdb3: Enable the SWT watchdog Daniel Lezcano
2025-08-22 8:26 ` [PATCH v2 0/8] Add the STM and the SWT nodes for the s32g2 and s32g3 Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250731140146.62960-1-daniel.lezcano@linaro.org \
--to=daniel.lezcano@linaro.org \
--cc=chester62515@gmail.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=ghennadi.procopciuc@oss.nxp.com \
--cc=imx@lists.linux.dev \
--cc=kernel@pengutronix.de \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mbrugger@suse.com \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=s32@nxp.com \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).