From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1E88267F48; Fri, 8 Aug 2025 12:55:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.61.82.184 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754657740; cv=none; b=Pwynabg10JA61FDOJt6QsZOtPvhDTAD5OxU1PX90hj97umJ40/T1cL8mnJJc51sWyGl3EOkJUgroNYL9M5GLfXg+iSXjHBjD8GuFkdzTnQDRjt7VxSNMq28iE7hnGmbUItySDvkO8vRivuUXtm7eadtHhWRckO17fKDVAOQp9Vk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754657740; c=relaxed/simple; bh=ACl/1WpHz0OkVv+Qnb+u4S2zRBwUXojDAQDgxJKgwxk=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=QYmyj1ZOkIRHAOu9DE5SGcGgmXx9Y1Kxe3ly9v+o4waqsW812Zm/JhBuKNgVRn61cHuhoRK/fYQoRNzd/TnJQ2wzu444NBCqTYnqiW0155inn+yHcmtmxajNd0OiP6PP70o5cd/GQdU0Khjm5ett/MsX544UTqogG6pEZRH7wrY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=m1WxlJVz; arc=none smtp.client-ip=210.61.82.184 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="m1WxlJVz" X-UUID: f1c3c70c745611f0b33aeb1e7f16c2b6-20250808 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=K7iyex7lMfUkETiMptOjGboRhBbfG+sCbpLEqjEMdiI=; b=m1WxlJVzzUa7BZ6NdckJueYmkGs9XfvvyK9Suydgu/eES+S6HdJmvZv5Y2SOKZ/0IB0KlPiFtcSyDL/GxFKtYRt5J9+NBZVUHgpwk1kTvK5v43eyV52qDdHvoJrHL59OWOoSXKKaUQ7ZN+1zsopgQVzrcsC6RADvBfzoB0Y/qis=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.3,REQID:c2247f3f-5d15-4f69-a740-08bd1a89e696,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:f1326cf,CLOUDID:d3e635ce-1ac4-40cd-97d9-e8f32bab97d5,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:-5,Content:0|15|50,EDM:-3,IP: nil,URL:1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,L ES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 2,SSN|SDN X-CID-BAS: 2,SSN|SDN,0,_ X-CID-FACTOR: TF_CID_SPAM_ULS,TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: f1c3c70c745611f0b33aeb1e7f16c2b6-20250808 Received: from mtkmbs14n1.mediatek.inc [(172.21.101.75)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1935873791; Fri, 08 Aug 2025 20:55:22 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs11n2.mediatek.inc (172.21.101.187) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Fri, 8 Aug 2025 20:55:19 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Fri, 8 Aug 2025 20:55:18 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno CC: , , , , , Jay Liu Subject: [PATCH v3 0/6] porting pq compnent for MT8196 Date: Fri, 8 Aug 2025 20:53:55 +0800 Message-ID: <20250808125512.9788-1-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Change in v3: - fix dt_binding_check error - remove Signed-off-by: 20220315152503 created - move fix ccorr issue patch out of this series. This patch series id base on [1] [1] Add components to support PQ in display path for MT8196 - https://patchwork.kernel.org/project/linux-mediatek/list/?series=955361 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Jay Liu (6): dt-bindings: display: mediatek: gamma: Add support for MT8196 dt-bindings: display: mediatek: dither: Add support for MT8196 dt-bindings: display: mediatek: ccorr: Add support for MT8196 dt-bindings: display: mediatek: disp-tdshp: Add support for MT8196 drm/mediatek: Support multiple CCORR component drm/mediatek: Add TDSHP component support for MT8196 .../display/mediatek/mediatek,ccorr.yaml | 1 + .../display/mediatek/mediatek,disp-tdshp.yaml | 52 +++++++++++++++++++ .../display/mediatek/mediatek,dither.yaml | 1 + .../display/mediatek/mediatek,gamma.yaml | 1 + drivers/gpu/drm/mediatek/mtk_crtc.c | 5 +- drivers/gpu/drm/mediatek/mtk_ddp_comp.c | 52 ++++++++++++++++++- drivers/gpu/drm/mediatek/mtk_ddp_comp.h | 8 +-- drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 6 ++- drivers/gpu/drm/mediatek/mtk_disp_drv.h | 2 +- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 + 10 files changed, 122 insertions(+), 8 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,disp-tdshp.yaml -- 2.46.0