From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fllvem-ot04.ext.ti.com (fllvem-ot04.ext.ti.com [198.47.19.246]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3BDA129B78E; Wed, 13 Aug 2025 18:10:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.246 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755108614; cv=none; b=btpdxQWk4VcdYNZGOJhCtb7eTBJDmVzRWjXRbpFQLXPmiZiBEwcuHcXzfeVNWzKt8aLQZhRgOSkYas3wMV53bngGW+VR2oR/nOPGsw034BK3lrC2VmsW2j8RFFLQBQ9cGWA++ea/GQBUJuQBxkShLs9m89WkDKicIShvHqmsr5s= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755108614; c=relaxed/simple; bh=eK9V2yQyj91ZomEmIvzI6i45v8FpJAcRWVRnnvbDcKY=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=SdzBVzNFyDGGHKChhFwFu49bhFSIFRkmTiimXF5IwuOvmIqwqqsX5jbN7Ls7zRcRNw/geF66DuDmBsM4elMvlR7/MNQL/HLDXU57nRCAycPHrSYQlCzLsXIMOZQawyTyypNH6Xet7jfn0wAC8QR4/EznxenhpSS8Fu6LYbPpTI8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=t29oYtzq; arc=none smtp.client-ip=198.47.19.246 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="t29oYtzq" Received: from lelvem-sh01.itg.ti.com ([10.180.77.71]) by fllvem-ot04.ext.ti.com (8.15.2/8.15.2) with ESMTP id 57DIA2EK2130945; Wed, 13 Aug 2025 13:10:02 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1755108602; bh=Kf4QMOKCM8hhstIOFq4mmBgauUmy4hPCYZMFfBI8pjY=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=t29oYtzqBIte/vnOK3HJHayyknWOjtNHsT6a/u5o1baZnGu+Va+BjveDznPpauD6N Twwf2+X6oOnB4k2sVWNjzFw8FZvG7uDCZYOmniDJU42T+McTz8BI8jcOI+FPF65cWi QOIeszOOvtYm9ck1v/rnLodTACGdymkkBN8V8K9g= Received: from DFLE110.ent.ti.com (dfle110.ent.ti.com [10.64.6.31]) by lelvem-sh01.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 57DIA2kF245357 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Wed, 13 Aug 2025 13:10:02 -0500 Received: from DFLE105.ent.ti.com (10.64.6.26) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Wed, 13 Aug 2025 13:10:02 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Wed, 13 Aug 2025 13:10:02 -0500 Received: from localhost (uda0133052.dhcp.ti.com [128.247.81.232]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 57DIA2Wk2692823; Wed, 13 Aug 2025 13:10:02 -0500 Date: Wed, 13 Aug 2025 13:10:02 -0500 From: Nishanth Menon To: Randolph Sapp CC: , , , , , , , , , , , , , Michael Walle Subject: Re: [PATCH 2/3] arm64: dts: ti: k3-am62p-j722s: enable the bxs-4-64 Message-ID: <20250813181002.33kylnrbwzpclgvf@browsing> References: <20250808232522.1296240-1-rs@ti.com> <20250808232522.1296240-2-rs@ti.com> <20250813151721.nc5fr3qmro5grlda@steam> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea On 12:56-20250813, Randolph Sapp wrote: > On Wed Aug 13, 2025 at 10:17 AM CDT, Nishanth Menon wrote: > > On 18:25-20250808, rs@ti.com wrote: > >> From: Randolph Sapp > >> > >> Add the relevant device tree node for Imagination's BXS-4-64 GPU. > >> > >> These devices specifically do not set the dma-coherent bit because they > >> do not use the same MSMC configuration as other BXS-4-64 enabled TI > >> platforms. > >> > >> Signed-off-by: Randolph Sapp > >> --- > >> .../boot/dts/ti/k3-am62p-j722s-common-main.dtsi | 13 +++++++++++++ > >> 1 file changed, 13 insertions(+) > >> > >> diff --git a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-main.dtsi > >> index 2e5e25a8ca86..a51db8f9dff8 100644 > >> --- a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-main.dtsi > >> +++ b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-main.dtsi > >> @@ -690,6 +690,19 @@ ospi0: spi@fc40000 { > >> }; > >> }; > >> > >> + gpu: gpu@fd80000 { > >> + compatible = "ti,j721s2-gpu", "img,img-bxs-4-64", "img,img-rogue"; > > > > Note the discussion in https://lore.kernel.org/linux-arm-kernel/DBE4UO2RGAYX.17V1DAF8MQYJM@kernel.org/ > > > >> + reg = <0x00 0x0fd80000 0x00 0x80000>; > >> + clocks = <&k3_clks 237 1>; > >> + clock-names = "core"; > >> + assigned-clocks = <&k3_clks 237 1>; > >> + assigned-clock-rates = <800000000>; > >> + interrupts = ; > >> + power-domains = <&k3_pds 237 TI_SCI_PD_EXCLUSIVE>, > >> + <&k3_pds 242 TI_SCI_PD_EXCLUSIVE>; > >> + power-domain-names = "a", "b"; > >> + }; > >> + > >> cpsw3g: ethernet@8000000 { > >> compatible = "ti,am642-cpsw-nuss"; > >> #address-cells = <2>; > >> -- > >> 2.50.1 > >> > > > > Is the issue that Michael reported > > https://lore.kernel.org/linux-arm-kernel/20250716134717.4085567-3-mwalle@kernel.org/ > > resolved? > > Define resolved. If by resolved you mean using the same hack we have had on the > out of tree module for years, then yes it is resolved. Please share a bootlog with gpu and linux-next kernel with just this series applied? Please provide complete lsmod and cat /proc/interrupts for reference. -- Regards, Nishanth Menon Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D https://ti.com/opensource